

BCD UP/DOWN COUNTER

The HEF4510B is an edge-triggered synchronous up/down BCD counter with a clock input (CP), an up/down count control input (UP/DN), an active LOW count enable input (CE), an asynchronous active HIGH parallel load input (PL), four parallel inputs (P₀ to P₃), four parallel outputs (O₀ to O₃), an active LOW terminal count output (TC), and an overriding asynchronous master reset input (MR).

Information on P₀ to P₃ is loaded into the counter while PL is HIGH, independent of all other input conditions except the MR input, which must be LOW. With PL LOW, the counter changes on the LOW to HIGH transition of CP if CE is LOW. UP/DN determines the direction of the count, HIGH for counting up, LOW for counting down. When counting up, TC is LOW when O₀ and O₃ are HIGH and CE is LOW. When counting down, TC is LOW when O₀ to O₃ and CE are LOW. A HIGH on MR resets the counter (O₀ to O₃ = LOW) independent of all other input conditions.




Fig. 1 Functional diagram.

HEF4510BP(N): 16-lead DIL; plastic (SOT38-1)
HEF4510BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
HEF4510BT(D): 16-lead SO; plastic (SOT109-1)
(): Package Designator North America




Fig. 2 Pinning diagram.


PINNING

| | | | |
|----------------------------------|---|----------------------------------|------------------------------------|
| PL | parallel load input (active HIGH) | UP/DN | up/down count control input |
| P ₀ to P ₃ | parallel inputs | MR | master reset input |
| CE | count enable input (active LOW) | TC | terminal count output (active LOW) |
| CP | clock pulse input (LOW to HIGH, edge triggered) | O ₀ to O ₃ | parallel outputs |

FAMILY DATA


IDD LIMITS category MSI

see Family Specifications



7275079.1

Fig. 3a Logic diagram (continued in Fig. 3b).



7275080.1

Fig. 3b Logic diagram (continued from Fig. 3a).

FUNCTION TABLE

| MR | PL | UP/DN | CE | CP | mode |
|----|----|-------|----|----|---------------|
| L | H | X | X | X | parallel load |
| L | L | X | H | X | no change |
| L | L | L | L | / | count down |
| L | L | H | L | / | count up |
| H | X | X | X | X | reset |

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

/ = positive-going transition




Fig. 4 State diagram.

Logic equation for terminal count:

$$\overline{TC} = \overline{CE} \cdot \{ (\overline{UP/DN}) \cdot \overline{O_0} \cdot \overline{O_3} + (\overline{UP/DN}) \cdot \overline{O_0} \cdot \overline{O_1} \cdot \overline{O_2} \cdot \overline{O_3} \}$$

A.C. CHARACTERISTICS

V_{SS} = 0 V; T_{amb} = 25 °C; input transition times ≤ 20 ns

| | V _{DD} V | typical formula for P (μW) | where |
|---|----------------------|--|---|
| Dynamic power dissipation per package (P) | 5 10 15 | 1000 f _i + Σ(f _o C _L) × V _{DD} ² 4500 f _i + Σ(f _o C _L) × V _{DD} ² 11 200 f _i + Σ(f _o C _L) × V _{DD} ² | f _i = input freq. (MHz) f _o = output freq. (MHz) C _L = load capacitance (pF) Σ(f _o C _L) = sum of outputs V _{DD} = supply voltage (V) |

A.C. CHARACTERISTICS


$V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

| | V_{DD} V | symbol | min. | typ. | max. | typical extrapolation formula |
|---------------------------------|---------------|------------------|------|------|------|---|
| Propagation delays | | | | | | |
| $CP \rightarrow O_n$ | | | | | | |
| HIGH to LOW | 5 | | | | | |
| | 10 | t _{PHL} | 145 | 290 | ns | $118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 60 | 120 | ns | $49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 45 | 90 | ns | $37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 5 | | | | | |
| | 10 | t _{PLH} | 155 | 310 | ns | $128 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 65 | 130 | ns | $54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 45 | 90 | ns | $37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $CP \rightarrow \bar{T_C}$ | 5 | | | | | |
| HIGH to LOW | 10 | t _{PHL} | 260 | 525 | ns | $233 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 105 | 210 | ns | $94 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 75 | 150 | ns | $67 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 5 | | | | | |
| | 10 | t _{PLH} | 180 | 360 | ns | $153 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 75 | 150 | ns | $64 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 55 | 115 | ns | $47 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $PL \rightarrow O_n$ | 5 | | | | | |
| HIGH to LOW | 10 | t _{PHL} | 125 | 255 | ns | $98 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 55 | 110 | ns | $44 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 40 | 85 | ns | $32 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 5 | | | | | |
| | 10 | t _{PLH} | 170 | 340 | ns | $143 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 70 | 140 | ns | $59 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 50 | 105 | ns | $42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $PL \rightarrow \bar{T_C}$ | 5 | | | | | |
| HIGH to LOW | 10 | t _{PHL} | 250 | 500 | ns | $223 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 110 | 220 | ns | $99 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 80 | 160 | ns | $72 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 5 | | | | | |
| | 10 | t _{PLH} | 250 | 500 | ns | $223 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 110 | 220 | ns | $99 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 80 | 160 | ns | $72 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $CE \rightarrow \bar{T_C}$ | 5 | | | | | |
| HIGH to LOW | 10 | t _{PHL} | 165 | 330 | ns | $138 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 65 | 135 | ns | $54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 50 | 100 | ns | $42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| LOW to HIGH | 5 | | | | | |
| | 10 | t _{PLH} | 145 | 290 | ns | $118 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 60 | 125 | ns | $49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 45 | 95 | ns | $37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $MR \rightarrow O_n, \bar{T_C}$ | 5 | | | | | |
| HIGH to LOW | 10 | t _{PHL} | 205 | 405 | ns | $178 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 65 | 130 | ns | $54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 45 | 85 | ns | $37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |
| $MR \rightarrow \bar{T_C}$ | 5 | | | | | |
| LOW to HIGH | 10 | t _{PLH} | 225 | 450 | ns | $198 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ |
| | 15 | | 75 | 150 | ns | $64 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ |
| | | | 50 | 100 | ns | $42 \text{ ns} + (0,16 \text{ ns/pF}) C_L$ |

A.C. CHARACTERISTICS


V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times ≤ 20 ns

| | V _{DD} V | symbol | min. | typ. | max. | typical extrapolation formula |
|--------------------------------|----------------------|-------------------|------|------|--------|------------------------------------|
| Output transition times | 5 | | | 60 | 120 ns | 10 ns + (1,0 ns/pF) C _L |
| HIGH to LOW | 10 | t _{THL} | | 30 | 60 ns | 9 ns + (0,42 ns/pF) C _L |
| | 15 | | | 20 | 40 ns | 6 ns + (0,28 ns/pF) C _L |
| LOW to HIGH | 5 | | | 60 | 120 ns | 10 ns + (1,0 ns/pF) C _L |
| | 10 | t _{T LH} | | 30 | 60 ns | 9 ns + (0,42 ns/pF) C _L |
| | 15 | | | 20 | 40 ns | 6 ns + (0,28 ns/pF) C _L |
| Minimum clock pulse width; LOW | 5 | | 95 | 45 | ns | |
| | 10 | t _{WCPL} | 35 | 20 | ns | |
| | 15 | | 25 | 15 | ns | |
| Minimum PL pulse width; HIGH | 5 | | 105 | 55 | ns | |
| | 10 | t _{WPLH} | 45 | 25 | ns | |
| | 15 | | 35 | 15 | ns | |
| Minimum MR pulse width; HIGH | 5 | | 120 | 60 | ns | |
| | 10 | t _{WMRH} | 50 | 25 | ns | |
| | 15 | | 40 | 20 | ns | |
| Recovery time for MR | 5 | | 130 | 65 | ns | |
| | 10 | t _{RMR} | 45 | 20 | ns | |
| | 15 | | 30 | 15 | ns | |
| Recovery time for PL | 5 | | 150 | 75 | ns | |
| | 10 | t _{RPL} | 50 | 25 | ns | |
| | 15 | | 30 | 15 | ns | |
| Set-up times | 5 | | 100 | 50 | ns | |
| P _n → PL | 10 | t _{SU} | 50 | 25 | ns | |
| | 15 | | 40 | 20 | ns | |
| | 5 | | 250 | 125 | ns | see also waveforms Figs 5 and 6 |
| UP/DN → CP | 10 | t _{SU} | 100 | 50 | ns | |
| | 15 | | 75 | 35 | ns | |
| | 5 | | 120 | 60 | ns | |
| CE → PL | 10 | t _{SU} | 40 | 20 | ns | |
| | 15 | | 25 | 10 | ns | |
| Hold times | 5 | | 10 | -40 | ns | |
| P _n → PL | 10 | t _{hold} | 5 | -20 | ns | |
| | 15 | | 0 | -20 | ns | |
| | 5 | | 35 | -90 | ns | |
| UP/DN → CP | 10 | t _{hold} | 15 | -35 | ns | |
| | 15 | | 15 | -25 | ns | |
| | 5 | | 20 | -40 | ns | |
| CE → CP | 10 | t _{hold} | 5 | -15 | ns | |
| | 15 | | 5 | -10 | ns | |
| Maximum clock pulse frequency | 5 | | 5 | 10 | MHz | |
| | 10 | f _{max} | 12 | 24 | MHz | |
| | 15 | | 17 | 34 | MHz | |



7275082.1

Fig. 5 Waveforms showing minimum pulse width for CP, set-up and hold times for \overline{CE} to CP and UP/\overline{DN} to CP.



7275081.1

Fig. 6 Waveforms showing minimum pulse width for PL and MR, recovery time for PL and MR and set-up and hold times for P_n to PL.




Fig. 7 Timing diagram.

7285122