

**FEATURES**

- ❑ 128K x 8 Static RAM with Chip Select Powerdown, Output Enable
- ❑ Auto-Powerdown™ Design
- ❑ Advanced CMOS Technology
- ❑ High Speed — to 17 ns maximum
- ❑ Low Power Operation  
Active: 550 mW typical at 25 ns  
Standby: 5 mW typical
- ❑ Data Retention at 2 V for Battery Backup Operation
- ❑ DESC SMD No. 5962-89598
- ❑ Available 100% Screened to MIL-STD-883, Class B
- ❑ Plug Compatible with Cypress CY7C108/109, IDT71024/71B024, Micron MT5C1008, Motorola MCM6226A/62L26A, Sony CXK581020
- ❑ Package Styles Available:
  - 32-pin Plastic DIP
  - 32-pin Sidebraze, Hermetic DIP
  - 32-pin Plastic SOJ
  - 32-pin Ceramic SOJ
  - 32-pin Ceramic LCC

**DESCRIPTION**

The **L7C108** and **L7C109** are high-performance, low-power CMOS static RAMs. The storage circuitry is organized as 131,072 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. The **L7C108** has a single active-low Chip Enable. The **L7C109** has two Chip Enables (one active-low). These devices are available in three speeds with maximum access times from 17 ns to 25 ns.

Inputs and outputs are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 550 mW (typical) at 25 ns. Dissipation drops to 50 mW (typical) when the memory is deselected.

Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The **L7C108** and **L7C109**

consume only 1.5 mW (typical), at 3 V, allowing effective battery backup operation.


The **L7C108** and **L7C109** provide asynchronous (unlocked) operation with matching access and cycle times. The Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A16. For the **L7C108**, reading from a designated location is accomplished by presenting an address and driving  $\overline{CE1}$  and  $\overline{OE}$  LOW while  $\overline{WE}$  remains HIGH. For the **L7C109**,  $\overline{CE1}$  and  $\overline{OE}$  must be LOW while  $\overline{CE2}$  and  $\overline{WE}$  are HIGH. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when  $\overline{CE1}$  or  $\overline{OE}$  is HIGH, or  $\overline{CE2}$  (**L7C109**) or  $\overline{WE}$  is LOW.

Writing to an addressed location is accomplished when the active-low  $\overline{CE1}$  and  $\overline{WE}$  inputs are both LOW, and  $\overline{CE2}$  (**L7C109**) is HIGH. Any of these signals may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The **L7C108** and **L7C109** can withstand an injection current of up to 200 mA on any pin without damage.

**L7C108/109 BLOCK DIAGRAM**



**MAXIMUM RATINGS** Above which useful life may be impaired (Notes 1, 2)

Storage temperature .....	-65°C to +150°C
Operating ambient temperature .....	-55°C to +125°C
VCC supply voltage with respect to ground .....	-0.5 V to +7.0 V
Input signal with respect to ground .....	-3.0 V to +7.0 V
Signal applied to high impedance output .....	-3.0 V to +7.0 V
Output current into low outputs .....	25 mA
Latchup current .....	> 200 mA

**OPERATING CONDITIONS** To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ VCC ≤ 5.5 V
Active Operation, Industrial	-40°C to +85°C	4.5 V ≤ VCC ≤ 5.5 V
Active Operation, Military	-55°C to +125°C	4.5 V ≤ VCC ≤ 5.5 V
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ VCC ≤ 5.5 V
Data Retention, Industrial	-40°C to +85°C	2.0 V ≤ VCC ≤ 5.5 V
Data Retention, Military	-55°C to +125°C	2.0 V ≤ VCC ≤ 5.5 V

**ELECTRICAL CHARACTERISTICS** Over Operating Conditions (Note 5)

Symbol	Parameter	Test Condition	L7C108/109			Unit
			Min	Typ	Max	
V <sub>OH</sub>	Output High Voltage	VCC = 4.5 V, I <sub>OH</sub> = -4.0 mA	2.4			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V
V <sub>IH</sub>	Input High Voltage		2.2		VCC +0.3	V
V <sub>IL</sub>	Input Low Voltage	(Note 3)	-3.0		0.8	V
I <sub>Ix</sub>	Input Leakage Current	GND ≤ V <sub>IN</sub> ≤ VCC	-10		+10	μA
I <sub>OZ</sub>	Output Leakage Current	(Note 4)	-10		+10	μA
I <sub>CC2</sub>	VCC Current, TTL Inactive	(Note 7)		10	20	mA
I <sub>CC3</sub>	VCC Current, CMOS Standby	(Note 8)		1	3.0	mA
I <sub>CC4</sub>	VCC Current, Data Retention	VCC = 3.0 V (Note 9)		500	1000	μA
C <sub>IN</sub>	Input Capacitance	Ambient Temp = 25°C, VCC = 5.0 V			5	pF
C <sub>OUT</sub>	Output Capacitance	Test Frequency = 1 MHz (Note 10)			7	pF

Symbol	Parameter	Test Condition	L7C108/109-			
			25	20	17	Unit
I <sub>CC1</sub>	VCC Current, Active	(Note 6)	145	180	210	mA

**1M Static RAMs**




■ 5565905 0003315 849 ■

5-10

03/21/95-LDS.108/9-F

**SWITCHING CHARACTERISTICS** *Over Operating Range*
**READ CYCLE** *Notes 5, 11, 12, 22, 23, 24 (ns)*

Symbol	Parameter	L7C108/109-					
		25		20		17	
		Min	Max	Min	Max	Min	Max
tAVAV	Read Cycle Time	25		20		17	
tAVQV	Address Valid to Output Valid (Notes 13, 14)		25		20		17
tAXQX	Address Change to Output Change	3		3		3	
tCLOV	Chip Enable Low to Output Valid (Notes 13, 15)		25		20		17
tCLOZ	Chip Enable Low to Output Low Z (Notes 20, 21)	3		3		3	
tCHOZ	Chip Enable High to Output High Z (Notes 20, 21)		10		8		8
tOLV	Output Enable Low to Output Valid		10		10		9
tOLZ	Output Enable Low to Output Low Z (Notes 20, 21)	0		0		0	
tHOZ	Output Enable High to Output High Z (Notes 20, 21)		10		7		6
tpu	Input Transition to Power Up (Notes 10, 19)	0		0		0	
tpd	Power Up to Power Down (Notes 10, 19)		25		20		17
tCHVL	Chip Enable High to Data Retention (Note 10)	0		0		0	

**5**
**READ CYCLE — ADDRESS CONTROLLED** *Notes 13, 14*

**READ CYCLE — CE/OE CONTROLLED** *Notes 13, 15*

**DATA RETENTION** *Note 9*

**1M Static RAMs**



■ 5565905 0003316 785 ■

5-11

03/21/95—LDS.108/9-F

**SWITCHING CHARACTERISTICS** *Over Operating Range*
**WRITE CYCLE** *Notes 5, 11, 12, 22, 23, 24 (ns)*

Symbol	Parameter	L7C108/109—					
		25		20		17	
		Min	Max	Min	Max	Min	Max
tAVAV	Write Cycle Time	20		20		17	
tCLEW	Chip Enable Low to End of Write Cycle	15		15		13	
tAVBW	Address Valid to Beginning of Write Cycle	0		0		0	
tAVEW	Address Valid to End of Write Cycle	15		15		13	
tEWAX	End of Write Cycle to Address Change	0		0		0	
tWLEW	Write Enable Low to End of Write Cycle	15		15		13	
tDVEW	Data Valid to End of Write Cycle	10		9		8	
tEWDX	End of Write Cycle to Data Change	0		0		0	
tWHQZ	Write Enable High to Output Low Z (Notes 20, 21)	0		0		0	
tWLQZ	Write Enable Low to Output High Z (Notes 20, 21)		7		7		6

**WRITE CYCLE — WE CONTROLLED** *Notes 16, 17, 18, 19*

**WRITE CYCLE — CE CONTROLLED** *Notes 16, 17, 18, 19*

**1M Static RAMs**

■ 5565905 0003317 611 ■

5-12

03/21/95-LDS.108/9-F

**NOTES**




1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at  $-0.6\text{ V}$ . A current in excess of 100 mA is required to reach  $-2.0\text{ V}$ . The device can withstand indefinite operation with inputs as low as  $-3\text{ V}$  subject only to power dissipation and bond wire fusing constraints.
4. Tested with  $\text{GND} \leq \text{VOUT} \leq \text{VCC}$ . The device is disabled, i.e.,  $\overline{\text{CE1}} = \text{VCC}$ ,  $\text{CE2} = \text{GND}$ .
5. A series of normalized curves is available to supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{\text{CE1}} \leq \text{VIL}$ ,  $\text{CE2} \geq \text{VIH}$ ,  $\overline{\text{WE}} \leq \text{VIL}$ . Input pulse levels are 0 to 3.0 V.
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e.,  $\overline{\text{CE1}} \geq \text{VIH}$ ,  $\text{CE2} \leq \text{VIL}$ .
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e.,  $\overline{\text{CE1}} = \text{VCC}$ ,  $\text{CE2} = \text{GND}$ . Input levels are within 0.2 V of VCC or GND.
9. Data retention operation requires that VCC never drop below 2.0 V.  $\overline{\text{CE1}}$  must be  $\geq \text{VCC} - 0.2\text{ V}$  or  $\text{CE2}$  must be  $\leq 0.2\text{ V}$ . All other inputs must meet  $\text{VIN} \geq \text{VCC} - 0.2\text{ V}$  or  $\text{VIN} \leq 0.2\text{ V}$  to ensure full powerdown. For low power version (if applicable), this requirement applies only to  $\overline{\text{CE1}}$ ,  $\text{CE2}$ , and  $\overline{\text{WE}}$ ; there are no restrictions on data and address.
10. These parameters are guaranteed but not 100% tested.

11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tAVEW is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13.  $\overline{\text{WE}}$  is high for the read cycle.
14. The chip is continuously selected ( $\overline{\text{CE1}}$  low,  $\text{CE2}$  high).
15. All address lines are valid prior to or coincident with the  $\overline{\text{CE1}}$  and  $\text{CE2}$  transition to active.
16. The internal write cycle of the memory is defined by the overlap of  $\overline{\text{CE1}}$  and  $\text{CE2}$  active and  $\overline{\text{WE}}$  low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referenced to the signal that becomes active last or becomes inactive first.
17. If  $\overline{\text{WE}}$  goes low before or concurrent with the latter of  $\overline{\text{CE1}}$  and  $\text{CE2}$  going active, the output remains in a high impedance state.
18. If  $\overline{\text{CE1}}$  and  $\text{CE2}$  goes inactive before or concurrent with  $\overline{\text{WE}}$  going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
  - a. Rising edge of  $\text{CE2}$  ( $\overline{\text{CE1}}$  active) or the falling edge of  $\overline{\text{CE1}}$  ( $\text{CE2}$  active).
  - b. Falling edge of  $\overline{\text{WE}}$  ( $\overline{\text{CE1}}$ ,  $\text{CE2}$  active).
  - c. Transition on any address line ( $\overline{\text{CE1}}$ ,  $\text{CE2}$  active).
  - d. Transition on any data line ( $\overline{\text{CE1}}$ ,  $\text{CE2}$ , and  $\overline{\text{WE}}$  active).

The device automatically powers down from ICC1 to ICC2 after tPD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.



20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23.  $\overline{\text{CE1}}$ ,  $\text{CE2}$ , or  $\overline{\text{WE}}$  must be inactive during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A 0.01  $\mu\text{F}$  high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

5



**1M Static RAMs**

5565905 0003318 558


**L7C108 ORDERING INFORMATION**
**32-pin — 0.4" wide**

**32-pin**


Speed	Plastic DIP (P15)	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide) (Y1)
<b>0°C to +70°C — COMMERCIAL SCREENING</b>				
25 ns	L7C108PC25	L7C108DC25	L7C108WC25	L7C108YC25
20 ns	L7C108PC20	L7C108DC20	L7C108WC20	L7C108YC20
17 ns	L7C108PC17	L7C108DC17	L7C108WC17	L7C108YC17
<b>-40°C to +85°C — COMMERCIAL SCREENING</b>				
25 ns	L7C108PI25		L7C108WI25	
20 ns	L7C108PI20		L7C108WI20	
17 ns	L7C108PI17		L7C108WI17	
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>				
25 ns		L7C108DM25		L7C108YM25
20 ns		L7C108DM20		L7C108YM20
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>				
25 ns		L7C108DMB25		L7C108YMB25
20 ns		L7C108DMB20		L7C108YMB20

**1M Static RAMs**

## L7C108 ORDERING INFORMATION

32-pin



Speed	Ceramic Leadless Chip Carrier (K10)
<b>0°C to +70°C — COMMERCIAL SCREENING</b>	
25 ns	L7C108KC25
20 ns	L7C108KC20
17 ns	L7C108KC17
<b>-40°C to +85°C — COMMERCIAL SCREENING</b>	
25 ns	
20 ns	
17 ns	
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>	
25 ns	L7C108KM25
20 ns	L7C108KM20
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>	
25 ns	L7C108KMB25
20 ns	L7C108KMB20

1M Static RAMs


■ 5565905 0003320 106 ■

5-15


03/21/95-LDS-108/9-F

## L7C109 ORDERING INFORMATION

32-pin — 0.4" wide



32-pin



Speed	Plastic DIP (P15)	Sidebraze Hermetic DIP (D12)	Plastic SOJ (0.4" wide) (W6)	Ceramic SOJ (0.440" wide) (Y1)
<b>0°C to +70°C — COMMERCIAL SCREENING</b>				
25 ns	L7C109PC25	L7C109DC25	L7C109WC25	L7C109YC25
20 ns	L7C109PC20	L7C109DC20	L7C109WC20	L7C109YC20
17 ns	L7C109PC17	L7C109DC17	L7C109WC17	L7C109YC17
<b>-40°C to +85°C — COMMERCIAL SCREENING</b>				
25 ns	L7C109PI25		L7C109WI25	
20 ns	L7C109PI20		L7C109WI20	
17 ns	L7C109PI17		L7C109WI17	
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>				
25 ns		L7C109DM25		L7C109YM25
20 ns		L7C109DM20		L7C109YM20
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>				
25 ns		L7C109DMB25		L7C109YMB25
20 ns		L7C109DMB20		L7C109YMB20


**1M Static RAMs**

5565905 0003321 042



## L7C109 ORDERING INFORMATION

32-pin



Speed	Ceramic Leadless Chip Carrier (K10)	
<b>0°C to +70°C — COMMERCIAL SCREENING</b>		
25 ns	L7C109KC25	
20 ns	L7C109KC20	
17 ns	L7C109KC17	
<b>-40°C to +85°C — COMMERCIAL SCREENING</b>		
25 ns		
20 ns		
17 ns		
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>		
25 ns	L7C109KM25	
20 ns	L7C109KM20	
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>		
25 ns	L7C109KMB25	
20 ns	L7C109KMB20	

5

5565905 0003322 T89