

# 256-Kbit (32 K × 8) nvSRAM


#### **Features**

- 35 ns access time
- Internally organized as 32 K × 8
- Hands off automatic STORE on power down with only a small capacitor
- STORE to QuantumTrap nonvolatile elements initiated by software, device pin, or AutoStore on power down
- RECALL to SRAM initiated by software or power up
- Infinite read, write, and recall cycles
- 1 million STORE cycles to QuantumTrap
- 20 year data retention
- $\blacksquare$  Core V<sub>CC</sub> = 3.0 V to 3.6 V; I/O V<sub>CCQ</sub> = 1.65 V to 1.95 V
- Industrial temperature
- 48-ball fine-pitch ball grid array (FBGA) package
- Pb-free and restriction of hazardous substances (RoHS) compliance

#### **Functional Description**

The Cypress CY14V256LA is a fast static RAM, with a nonvolatile element in each memory cell. The memory is organized as 32 K bytes of 8 bits each. The embedded nonvolatile elements incorporate QuantumTrap technology, producing the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.

## **Logic Block Diagram**





#### Contents

Pinout	3
Pin Definitions	3
Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore Operation	4
Hardware STORE Operation	4
Hardware RECALL (Power-Up)	5
Software STORE	5
Software RECALL	5
Preventing AutoStore	6
Data Protection	6
Maximum Ratings	7
Operating Range	
DC Electrical Characteristics	7
Data Retention and Endurance	8
Capacitance	8
Thermal Resistance	8
AC Test Loads	9
AC Test Conditions	9
AC Switching Characteristics	10
SRAM Read Cycle	10
SRAM Write Cycle	10


11
13
14
15
15
16
16
17
18
18
19
20
20
20
21
22
22
22
22



### **Pinout**

Figure 1. 48-ball FBGA (6  $\times$  10  $\times$  1.2 mm) pinout ( $\times$  8)

Top View (not to scale)



#### **Pin Definitions**

Pin Name	I/O Type	Description
A <sub>0</sub> -A <sub>14</sub>	Input	Address inputs. Used to select one of the 32,768 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>	Input/Output	Bidirectional data I/O lines. Used as input or output lines depending on operation.
WE	Input	Write enable input, active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the I/O pins is written to the specific address location.
CE	Input	Chip enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	Input	Output enable, active LOW. The active LOW OE input enables the data output buffers during read cycles. I/O pins are tri-stated on deasserting OE HIGH.
V <sub>SS</sub>	Ground	Ground for the device. Must be connected to the ground of the system.
V <sub>CC</sub>	Power supply	Power supply inputs to the core of the device.
V <sub>CCQ</sub>	Power supply	Power supply inputs for the inputs and outputs of the device.
HSB	Input/Output	Hardware STORE busy (HSB). When LOW, this output indicates that a Hardware STORE is in progress. When pulled LOW, external to the chip, it initiates a nonvolatile STORE operation. After each hardware and software STORE operation HSB is driven HIGH for a short time (t <sub>HHHD</sub> ) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional).
V <sub>CAP</sub>	Power supply	AutoStore capacitor. Supplies power to the nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC	No connect	No connect. This pin is not connected to the die.



#### **Device Operation**

The CY14V256LA nvSRAM is made up of two functional components paired in the same physical cell. They are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to the SRAM (the RECALL operation). Using this unique architecture, all cells are stored and recalled in parallel. During the STORE and RECALL operations, SRAM read and write operations are inhibited. The CY14V256LA supports infinite reads and writes similar to a typical SRAM. In addition, it provides infinite RECALL operations from the nonvolatile cells and up to 1 million STORE operations. Refer to the Truth Table For SRAM Operations on page 17 for a complete description of read and write modes.

#### **SRAM Read**

The CY14V256LA performs a read cycle when  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW and  $\overline{\text{WE}}$  and HSB are HIGH. The address specified on pins  $A_{0-14}$  determines which of the 32,768 data bytes each are accessed. When the read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (read cycle 1). If the read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (read cycle 2). The data output repeatedly responds to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins. This remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or  $\overline{\text{HSB}}$  is brought LOW.

#### **SRAM Write**

A write cycle is performed when  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW and  $\overline{\text{HSB}}$  is HIGH. The address inputs must be stable before entering the write cycle and must remain stable until  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if the data is valid t<sub>SD</sub> before the end of a  $\overline{\text{WE}}$ -controlled write or before the end of a  $\overline{\text{CE}}$ -controlled write. Keep  $\overline{\text{OE}}$  HIGH during the entire write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes LOW.

#### AutoStore Operation

The CY14V256LA stores data to the nvSRAM using one of the following three storage operations: Hardware STORE activated by HSB; Software STORE activated by an address sequence; AutoStore on device power down. The AutoStore operation is a unique feature of QuantumTrap technology and is enabled by default on the CY14V256LA.


During a normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$  the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

**Note** If a capacitor is not connected to  $V_{CAP}$  pin, AutoStore must be disabled using the soft sequence specified in Preventing AutoStore on page 6. If AutoStore is enabled without a capacitor on  $V_{CAP}$  pin, the device attempts an AutoStore operation without sufficient charge to complete the Store. This corrupts the data stored in nvSRAM.

Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic STORE operation. Refer to DC Electrical Characteristics on page 7 for the size of  $V_{CAP}$ . The voltage on the  $V_{CAP}$  pin is driven to  $V_{CC}$  by a regulator on the chip. Place a pull-up on  $\overline{WE}$  to hold it inactive during power up. This pull-up is only effective if the  $\overline{WE}$  signal is tristate during power up. Many MPUs tristate their controls on power-up. This must be verified when using the pull-up. When the nvSRAM comes out of power-on-RECALL, the MPU must be active or the  $\overline{WE}$  held inactive until the MPU comes out of reset.

To reduce unnecessary nonvolatile stores, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a write operation has taken place. The HSB signal is monitored by the system to detect if an AutoStore cycle is in progress.

Figure 2. AutoStore Mode



#### **Hardware STORE Operation**

The CY14V256LA provides the HSB pin to control and acknowledge the STORE operations. Use the HSB pin to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14V256LA conditionally initiates a STORE operation after  $t_{DELAY}$ . An actual STORE cycle only begins if a write to the SRAM has taken place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver (internal 100  $k\Omega$  weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation  $\overline{\text{HSB}}$  is driven HIGH for a short time (t<sub>HHHD</sub>) with standard output high current and then remains HIGH by internal 100 k $\Omega$  pull-up resistor.

SRAM write operations that are in progress when HSB is driven LOW by any means are given time (t<sub>DELAY</sub>) to complete before the STORE operation <u>is initiated</u>. However, any SRAM <u>write</u> cycles requested after HSB goes LOW are in<u>hibited</u> until HSB returns HIGH. In case the write latch is not set, HSB is not driven LOW by the CY14V256LA. But any SRAM read and write cycles



are inhibited until  $\overline{\text{HSB}}$  is returned HIGH by MPU or other external source.

During any STORE operation, regardless of how it is initiated, the CY14V256LA continues to drive the HSB pin LOW, releasing it only when the STORE is complete. Upon completion of the STORE operation, the nvSRAM memory access is inhibited for  $t_{LZHSB}$  time after HSB pin returns HIGH. Leave the HSB unconnected if it is not used.

#### **Hardware RECALL (Power-Up)**

During power up or after any low-power condition ( $V_{CC}$ <  $V_{SWITCH}$ ), an internal RECALL request is latched. When  $V_{CC}$  again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete. During this time, HSB is driven LOW by the HSB driver.

#### **Software STORE**

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The CY14V256LA Software STORE cycle is initiated by executing sequential CE or OE controlled read cycles from six specific address locations in exact order. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence, or the sequence is aborted and no STORE or RECALL takes place.

To initiate the Software STORE cycle, the following read sequence must be performed:

- 1. Read Address 0x0E38 Valid READ
- Read Address 0x31C7 Valid READ
- 3. Read Address 0x03E0 Valid READ
- 4. Read Address 0x3C1F Valid READ
- 5. Read Address 0x303F Valid READ
- 6. Read Address 0x0FC0 Initiate STORE Cycle

The software sequence may be clocked with CE controlled reads or OE controlled reads, with WE kept HIGH for all the six READ sequences. After the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. HSB is driven LOW. After the t<sub>STORE</sub> cycle time is fulfilled, the SRAM is activated again for the read and write operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A Software RECALL cycle is initiated with a sequence of read operations in a manner similar to the Software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  controlled read operations must be performed:

- 1. Read Address 0x0E38 Valid READ
- 2. Read Address 0x31C7 Valid READ
- 3. Read Address 0x03E0 Valid READ
- 4. Read Address 0x3C1F Valid READ
- Read Address 0x303F Valid READ
- 6. Read Address 0x0C63 Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM is again ready for read and write operations. The RECALL operation does not alter the data in the nonvolatile elements.

**Table 1. Mode Selection** 

CE	WE	ŌĒ	A <sub>14</sub> -A <sub>0</sub> <sup>[1]</sup>	Mode	I/O	Power
Н	X	X	X	Not selected	Output High Z	Standby
L	Н	L	X	Read SRAM	Output data	Active
L	L	X	X	Write SRAM	Input data	Active
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable	Output data	Active <sup>[2]</sup>

#### Notes

- 1. While there are 15 address lines on the CY14V256LA, only the 13 address lines (A<sub>14</sub>-A<sub>2</sub>) are used to control software modes. Rest of the address lines are don't care.
- 2. The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



Table 1. Mode Selection (continued)

CE	WE	ŌĒ	A <sub>14</sub> -A <sub>0</sub> <sup>[1]</sup>	Mode	I/O	Power
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable	Output data	Active <sup>[3]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE	Output data Output data Output data Output data Output data Output High Z	Active I <sub>CC2</sub> <sup>[3]</sup>
L	Н	L	0x0E38 0x31C7 0x03E0 0x3C1F 0x303F 0x0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active <sup>[3]</sup>

#### **Preventing AutoStore**

The AutoStore function is disabled by initiating an AutoStore disable sequence. A sequence of read operations is performed in a manner similar to the Software STORE initiation. To initiate the AutoStore disable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B45 AutoStore Disable

The AutoStore is re-enabled by initiating an AutoStore enable sequence. A sequence of read operations is performed in a manner similar to the Software RECALL initiation. To initiate the AutoStore enable sequence, the following sequence of CE controlled read operations must be performed:

- 1. Read address 0x0E38 Valid READ
- 2. Read address 0x31C7 Valid READ
- 3. Read address 0x03E0 Valid READ
- 4. Read address 0x3C1F Valid READ
- 5. Read address 0x303F Valid READ
- 6. Read address 0x0B46 AutoStore Enable

If the AutoStore function is disabled or reenabled, a manual STORE operation (Hardware or Software) must be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled and written 0x00 in all cells.

#### **Data Protection**

The CY14V256LA protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and write operations. The low-voltage condition is detected when  $V_{\rm CC} < V_{\rm SWITCH}.$  If the CY14V256LA is in a write mode (both CE and WE are LOW) at power up, after a RECALL or STORE, the write is inhibited until the SRAM is enabled after  $t_{\rm LZHSB}$  (HSB to output active). When  $V_{\rm CCQ} < V_{\rm IODIS}$ , I/Os are disabled (no STORE takes place). This protects against inadvertent writes during brown out conditions on  $V_{\rm CCQ}$  supply.

#### Note

<sup>3.</sup> The six consecutive address locations must be in the order listed. WE must be HIGH during all six cycles to enable a nonvolatile cycle.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage temperature ...... -65 °C to +150 °C Maximum accumulated storage time: At 150 °C ambient temperature ...... 1000 h At 85 °C ambient temperature ...... 20 Years Maximum junction temperature ...... 150 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}$  ......–0.5 V to 4.1 V

Supply voltage on v <sub>CCQ</sub> relative to	V <sub>SS</sub> –0.5 V to 2.45 V
Voltage applied to outputs	
in High Z State	–0.5 V to $V_{CCQ}$ + 0.5 V
Input voltage	–0.5 V to V <sub>CCQ</sub> + 0.5 V

Transient voltage (< 20 ns) on any pin to ground potential2.0 V to V <sub>CCQ</sub> + 2	.0 V
Package power dissipation capability (T <sub>A</sub> = 25 °C)1.	0 W
Surface mount Pb soldering temperature (3 seconds)+260	o °C
DC output current (1 output at a time, 1s duration)15	mΑ
Static discharge voltage (per MIL-STD-883, Method 3015)	)1 V
Latch up current > 140	mΑ

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	V <sub>CCQ</sub>
Industrial	–40 °C to +85 °C	3.0 V to 3.6 V	1.65 V to 1.95 V

#### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ <sup>[4]</sup>	Max	Unit
V <sub>CC</sub>	Power supply voltage		3.0	3.3	3.6	V
V <sub>CCQ</sub>			1.65	1.8	1.95	V
I <sub>CC1</sub>	Average V <sub>CC</sub> current	t <sub>RC</sub> = 35 ns	_	_	60	mA
I <sub>CCQ1</sub>	Average V <sub>CCQ</sub> current	Values obtained without output loads (I <sub>OUT</sub> = 0 mA)	-	-	20	mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs don't care, $V_{CC} = Max$ Average current for duration $t_{STORE}$	-	_	10	mA
I <sub>CC3</sub>	Average $V_{CC}$ current at $t_{RC} = 200 \text{ ns}, V_{CC(Typ)}, 25 \text{ °C}$	All inputs cycling at CMOS levels. Values obtained without output	-	35	_	mA
I <sub>CCQ3</sub>	Average $V_{CCQ}$ current at $t_{RC}$ = 200 ns, $V_{CCQ(Typ)}$ , 25 °C	Tloads (I <sub>OUT</sub> = 0 mA)	-	5	_	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs don't care. Average current for duration t <sub>STORE</sub>	-	_	8	mA
I <sub>SB</sub>	V <sub>CC</sub> standby current		-	-	8	mA
I <sub>IX</sub> <sup>[5]</sup>	Input leakage current (except HSB)	$V_{CCQ} = Max, V_{SS} \le V_{IN} \le V_{CCQ}$	<b>-1</b>	_	+1	μA
	Input leakage current (for HSB)	$V_{CCQ} = Max, V_{SS} \le V_{IN} \le V_{CCQ}$	-100	_	+1	μA

#### Notes

 <sup>4.</sup> Typi<u>cal val</u>ues are at 25 °C, V<sub>CC</sub> = V<sub>CC(Typ)</sub> and V<sub>CCQ</sub> = V<sub>CCQ(Typ)</sub>. Not 100% tested.
 5. The HSB pin has I<sub>OUT</sub> = -4 μA for V<sub>OH</sub> of 1.07 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V<sub>OH</sub> and V<sub>OL</sub> are valid. This parameter is characterized but not tested.



### **DC Electrical Characteristics** (continued)

Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ <sup>[4]</sup>	Max	Unit
I <sub>OZ</sub>	Off-state output leakage current	$V_{CCQ} = Max, V_{SS} \le V_{OUT} \le V_{CCQ}$	-1	_	+1	μΑ
		$\overline{CE}$ or $\overline{OE} \ge V_{IH}$ or $\overline{WE} \le V_{IL}$				
V <sub>IH</sub>	Input HIGH voltage	_	$0.7 \times V_{CCQ}$		$V_{CCQ} + 0.3$	
V <sub>IL</sub>	Input LOW voltage	_	- 0.3	_	$0.3 \times V_{CCQ}$	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = -1 mA	V <sub>CCQ</sub> -0.45	_	_	V
$V_{OL}$	Output LOW voltage	I <sub>OUT</sub> = 2 mA	_	-	0.45	V
V <sub>CAP</sub> <sup>[6]</sup>	Storage capacitor	Between V <sub>CAP</sub> pin and V <sub>SS</sub> , 5 V rated	61	68	180	μF
V <sub>VCAP</sub> <sup>[7, 8]</sup>	Maximum voltage driven on $V_{CAP}$ pin by the device	V <sub>CC</sub> = Max	_	_	V <sub>CC</sub>	V

#### **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	20	Years
$NV_C$	Nonvolatile STORE operations	1,000	K

## Capacitance

Parameter [8]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance (except HSB)	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = V_{CC(Typ)}$ , $V_{CCQ} = V_{CCQ(Typ)}$	7	pF
	Input capacitance (for HSB)		8	pF
C <sub>OUT</sub>	Output capacitance (except HSB)		7	pF
	Output capacitance (for HSB)		8	pF

#### **Thermal Resistance**

Parameter [8]	Description	Test Conditions	48-ball FBGA	Unit
- JA	0	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	48.19	°C/W
- 30	Thermal resistance (junction to case)	accordance with EIA/JESD51.	6.5	°C/W

#### Notes

<sup>6.</sup> Min V<sub>CAP</sub> value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V<sub>CAP</sub> value guarantees that the capacitor on V<sub>CAP</sub> is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V<sub>CAP</sub> options.


Maximum voltage on V<sub>CAP</sub> pin (V<sub>VCAP</sub>) is provided for guidance when choosing the V<sub>CAP</sub> capacitor. The voltage rating of the V<sub>CAP</sub> capacitor across the operating temperature range should be higher than the V<sub>VCAP</sub> voltage.


<sup>8.</sup> These parameters are guaranteed by design and are not tested.



## **AC Test Loads**

Figure 3. AC Test Loads





## **AC Test Conditions**

Input pulse levels	.0 V to 1.8 V
Input rise and fall times (10% to 90%)	<u>&lt;</u> 1.8 ns
Input and output timing reference levels	0.9 V



## **AC Switching Characteristics**

Over the Operating Range

Param	neters <sup>[9]</sup>		35	ns		
Cypress Parameters	Alt Parameters	Description	Min	Max	Unit	
SRAM Read C	ycle					
t <sub>ACE</sub>	t <sub>ACS</sub>	Chip enable access time	-	35	ns	
t <sub>RC</sub> <sup>[10]</sup>	t <sub>RC</sub>	Read cycle time	35	-	ns	
t <sub>AA</sub> <sup>[11]</sup>	t <sub>AA</sub>	Address access time	-	35	ns	
t <sub>DOE</sub>	t <sub>OE</sub>	Output enable to data valid	-	15	ns	
t <sub>OHA</sub> <sup>[11]</sup>	t <sub>OH</sub>	Output hold after address change	3	_	ns	
t <sub>LZCE</sub> <sup>[12, 13]</sup>	$t_{LZ}$	Chip enable to output active	3	-	ns	
t <sub>HZCE</sub> [12, 13]	t <sub>HZ</sub>	Chip disable to output inactive	_	13	ns	
t <sub>LZOE</sub> [12, 13]	t <sub>OLZ</sub>	Output enable to output active	0	-	ns	
t <sub>HZOE</sub> [12, 13]	t <sub>OHZ</sub>	Output disable to output inactive	_	13	ns	
t <sub>PU</sub> <sup>[12]</sup>	t <sub>PA</sub>	Chip enable to power active	0	_	ns	
t <sub>PD</sub> <sup>[12]</sup>	t <sub>PS</sub>	Chip disable to power standby	_	35	ns	
SRAM Write C	ycle				_	
t <sub>WC</sub>	t <sub>WC</sub>	Write cycle time	35	_	ns	
t <sub>PWE</sub>	$t_{WP}$	Write pulse width	25	-	ns	
t <sub>SCE</sub>	t <sub>CW</sub>	Chip enable to end of write	25	-	ns	
t <sub>SD</sub>	t <sub>DW</sub>	Data setup to end of write	12	_	ns	
t <sub>HD</sub>	t <sub>DH</sub>	Data hold after end of write	0	_	ns	
t <sub>AW</sub>	t <sub>AW</sub>	Address setup to end of write	25	-	ns	
t <sub>SA</sub>	t <sub>AS</sub>	Address setup to start of write	0	_	ns	
t <sub>HA</sub>	$t_{WR}$	Address hold after end of write	0	_	ns	
t <sub>HZWE</sub> [12, 13, 14]	t <sub>WZ</sub>	Write enable to output disable	_	13	ns	
t <sub>LZWE</sub> [12, 13]	t <sub>OW</sub>	Output active after end of write	3	_	ns	

#### Notes

<sup>9.</sup> Test conditions assume signal transition time of 1.8 ns or less, timing reference levels of V<sub>CCQ</sub>/2, input pulse levels of 0 to V<sub>CCQ(typ)</sub>, and output loading of the specified l<sub>Q1</sub>/l<sub>QH</sub> and load capacitance shown in Figure 3 on page 9.

10. WE must be HIGH during SRAM read cycles.

11. Device is continuously selected with CE and OE LOW.

<sup>12.</sup> These parameters are guaranteed by design and are not tested.

13. Measured ±200 mV from steady state output voltage.

14. If WE is low when CE goes low, the outputs remain in the high-impedance state.



## **Switching Waveforms**

Figure 4. SRAM Read Cycle #1 (Address Controlled)  $^{[15,\ 16,\ 17]}$ 





Figure 5. SRAM Read Cycle #2 (CE and OE Controlled) [15, 17]



<sup>15.</sup> WE must be HIGH during SRAM read cycles.

16. <u>Device</u> is continuously selected with <u>CE</u> and <u>OE</u> LOW.

17. <u>HSB</u> must remain HIGH during READ and WRITE cycles.



## Switching Waveforms (continued)

Figure 6. SRAM Write Cycle #1 (WE Controlled) [18, 19, 20]





Figure 7. SRAM Write Cycle #2 (CE Controlled) [18, 19, 20]





## **AutoStore/Power-up RECALL**

Over the Operating Range

Parameter	Description	CY14V	Unit	
	Description	Min	Max	Oill
t <sub>HRECALL</sub> [21]	Power-up RECALL duration	_	20	ms
t <sub>STORE</sub> [22]	STORE cycle duration	_	8	ms
t <sub>DELAY</sub> [23]	Time allowed to complete SRAM write cycle	-	25	ns
V <sub>SWITCH</sub>	Low voltage trigger level for V <sub>CC</sub>	_	2.90	V
V <sub>IODIS</sub> <sup>[24]</sup>	I/O disable voltage on V <sub>CCQ</sub>	_	1.50	V
t <sub>VCCRISE</sub> <sup>[25]</sup>	V <sub>CC</sub> rise time	150	_	μs
V <sub>HDIS</sub> <sup>[25]</sup>	HSB output disable voltage on V <sub>CC</sub>	-	1.9	V
t <sub>LZHSB</sub> <sup>[25]</sup>	HSB to output active time	_	5	μs
t <sub>HHHD</sub> <sup>[25]</sup>	HSB high active time	_	500	ns

<sup>22.</sup> If the CALL starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>.
22. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.
23. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t<sub>DELAY</sub>.

<sup>24.</sup> HSB is not defined below V<sub>IODIS</sub> voltage. 25. These parameters are guaranteed by design and are not tested.



## **Switching Waveforms**

Figure 8. AutoStore or Power-up RECALL [26] V<sub>CC</sub>  $V_{\rm SWITCH}$  $\mathrm{V}_{\mathrm{HDIS}}$ V<sub>CCQ</sub> V<sub>IODIS</sub> Note<sup>22</sup> Note<sup>22</sup> **t**<sub>HHHD</sub> Note 27 t<sub>HHHD</sub> HSB OUT Note 27 tLZHSB  $t_{\rm LZHSB}$ AutoStore ▼ t<sub>DELAY</sub> POWER-UP RECALL t<sub>HRECALL</sub> t<sub>HRECALL</sub> Read & Write Inhibited (RWI) POWER-UP Read & Write POWER-UP Read Read POWER **RECALL RECALL** & & **DOWN** Write  $\rm V_{\rm CC}$ Write AutoStore  $IV_{CCQ}$ **BROWN BROWN** OUT OUT AutoStore I/O Disable

Notes

<sup>26.</sup> Read and write cycles are ignored <u>during STORE</u>, REC<u>ALL</u>, and while  $V_{CC}$  is below  $V_{SWITCH}$ . 27. During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.




## **Software Controlled STORE/RECALL Cycle**

Over the Operating Range

Parameter [28, 29]	Description		35 ns		
			Max	Unit	
t <sub>RC</sub>	STORE/RECALL initiation cycle time	35	-	ns	
t <sub>SA</sub>	Address setup time	0	_	ns	
t <sub>CW</sub>	Clock pulse width	20	_	ns	
t <sub>HA</sub>	Address hold time	0	-	ns	
t <sub>RECALL</sub>	RECALL duration	-	200	μs	

## **Switching Waveforms**

Figure 9.  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled Software STORE/RECALL Cycle [29]



CE t<sub>HA</sub> ŌĒ 30 t<sub>LZCE</sub> tDELAY Note DQ (DATA) RWI

### Notes

- 28. The software sequence is clocked with  $\overline{CE}$  controlled or  $\overline{OE}$  controlled reads.

  29. The six consecutive addresses must be read in the order listed in Table 1 on page 5.  $\overline{WE}$  must be HIGH during all six consecutive cycles.

  30. DQ output data at the sixth read may be invalid since the output is disabled at t<sub>DELAY</sub> time.




## **Hardware STORE Cycle**

Over the Operating Range

Parameters	Description		CY14V256LA		
Parameters			Max	Unit	
t <sub>DHSB</sub>	HSB to output active time when write latch not set	-	25	ns	
t <sub>PHSB</sub>	Hardware STORE pulse width	15	_	ns	
t <sub>SS</sub> [31, 32]	Soft sequence processing time	_	100	μS	

## **Switching Waveforms**

Figure 11. Hardware STORE Cycle [33]



#### Write Latch not set





Figure 12. Soft Sequence Processing [31, 32]



- 31. This is the amount of time it takes to take action on a soft sequence command. V<sub>CC</sub> and V<sub>CCQ</sub> power must remain HIGH to effectively register command. 32. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.
- 33. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.



## **Truth Table For SRAM Operations**

 $\overline{\mbox{HSB}}$  must remain HIGH for SRAM operations.

Table 2. Truth Table for

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect / Power-down	Standby
L	Н	L	Data out (DQ <sub>0</sub> -DQ <sub>7</sub> )	Read	Active
L	Н	Н	High Z	Output disabled	Active
L	L	Х	Data in (DQ <sub>0</sub> –DQ <sub>7</sub> )	Write	Active




## **Ordering Information**

Speed (ns)	Ordering Code Package Diagram		Package Type	Operating Range
35	CY14V256LA-BA35XIT	51-85128	48-ball FBGA	Industrial
	CY14V256LA-BA35XI			

All parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**






## **Package Diagrams**

Figure 13. 48-ball FBGA (6 × 10 × 1.2 mm) BA48B Package Outline, 51-85128





51-85128 \*F



## Acronyms

Acronym	Description	
CE	chip enable	
CMOS	complementary metal oxide semiconductor	
EIA	electronic industries alliance	
FBGA	fine-pitch ball grid array	
HSB	hardware store busy	
I/O	input/output	
nvSRAM	nonvolatile static random access memory	
OE	output enable	
SRAM	static random access memory	
RoHS	restriction of hazardous substances	
RWI	Read and write inhibited	
WE	write enable	

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	legree Celsius			
kΩ	kilohm			
MHz	megahertz			
μΑ	microampere			
μF	microfarad			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ms	millisecond			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



## **Document History Page**

Document Document	Document Title: CY14V256LA, 256-Kbit (32 K × 8) nvSRAM Document Number: 001-76295					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	3536107	GVCH	03/06/2012	New data sheet.		
*A	3701497	GVCH	08/02/2012	Changed status from Summary to Final. Updated DC Electrical Characteristics (Added $V_{VCAP}$ parameter and its details, added Note 7 and referred the same note in $V_{VCAP}$ parameter, also referred Note 8 in $V_{VCAP}$ parameter).		
*B	3990042	GVCH	05/03/2013	Updated Maximum Ratings (Changed "Ambient temperature with power applied" to "Maximum junction temperature").		



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.