

# Z8611/Z8601/Z8681 Z8610/Z8600

# 2K/4K ROM, Z8 FAMILY MICROCOMPUTER

- COMPLETE MICROCOMPUTER
- 2K OR 4K BYTES OF ROM
- 28 PINS OR 40 PINS VERSIONS AVAILABLE
- 128 BYTES OF RAM
- 22 to 32 I/O LINES.
- UP TO 60K BYTES ADDRESSABLE EXTERNAL SPACE EACH FOR PROGRAM AND DATA MEMORY
- 144-BYTE REGISTER FILE, INCLUDING 124 GENERAL PURPOSE REGISTERS, 4 I/O PORT REGISTERS, AND 16 STATUS AND CONTROL REGISTERS
- MINIMUM INSTRUCTION EXECUTION TIME 1μs, AT 12MHz
- VECTORED PRIORITY INTERRUPTS FOR I/O, COUNTER/TIMERS, AND UART
- FULL-DUPLEX UART AND TWO PROGRAMM-ABLE 8-BIT COUNTER/TIMERS, EACH WITH A 6-BIT PROGRAMMABLE PRESCALER
- REGISTER POINTER SO THAT SHORT, FAST INSTRUCTIONS CAN ACCESS ANY OF NINE WORKING-REGISTER GROUPS IN 1.5μs (8MHz)
- ON-CHIP OSCILLATOR WHICH ACCEPTS CRYSTAL OR EXTERNAL CLOCK DRIVE
- SINGLE + 5V POWER SUPPLY ALL PINS TTL COMPATIBLE
- AVAILABLE IN 8MHz AND 12MHz VERSIONS

### **DEVICE SUMMARY**

DEVICE	ROM	I/O LINE	PACKAGE
Z8611	4K	32	PDIP40
Z8610	4K	22	PDIP28
Z8601	2K	32	PDIP40
Z8600	2K	22	PDIP28
Z8681	0	24	PDIP40





Figure 1 : Logic Functions



August 1991

1.

Figure 2: 40 Pins DIL Configuration.





Figure 3: 28 Pins DIL Configuration.



### GENERAL DESCRIPTION

The Z8 microcomputer introduces a new level of sophistication to single-chip architecture. Compared to earlier single-chip microcomputers, the Z8 offers faster execution; more efficient use of memory; more sophisticated interrupt, input/output and bit-manipulation capabilities; and easier system expansion.

Under program control, the Z8 can be tailored to the needs of its user. It can be configured as a stand-alone microcomputer with 2K or 4K bytes of internal ROM, a traditional microprocessor that manages up to 120K bytes of external memory, or a parallel-processing element in a system with other processors and peripheral controllers linked by the Z-BUS. In all configurations, a large number of pins remain available for I/O.

#### ARCHITECTURE

Z8 architecture is characterized by a flexible I/O scheme, an efficient register and address space structure and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8 fulfills this with 32 pins dedicated to input/output. These lines are grouped into four ports of eight lines each and are configurable

under software control to provide timing, status signals, serial or parallel I/O with or without handshake, address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer to a microprocessor that can address 120K bytes of external memory (figure 4).


Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 general-purpose registers, four I/O port registers, and 16 control and status registers.

To unburden the program from copying with realtime problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on-chip.

Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

# ARCHITECTURE (Continued)

# Figure 4: Block Diagram



<sup>\*</sup> Z8601 = 2048 x 8 bit ; Z8611 = 4096 x 8 bit ; Z8681 = External Prog Memory.

#### PIN DESCRIPTIONS

**P0<sub>0</sub>-P0<sub>7</sub>.** I/O Port Lines (input/outputs, TTL compatible). 8 lines nibble-programmable that can be configured under program control for I/O or external memory interface.

**P10-P17.** I/O Port Lines (input/outputs, TTL compatible). 8 lines byte programmable that can be configured under program control for I/O or multiplexed address ( $A_0$ - $A_7$ ) and data ( $D_0$ - $D_7$ ) lines used to interface with program/data memory.

**P2<sub>0</sub>-P2<sub>7</sub>.** I/O Port Lines (input/outputs, TTL compatible). 8 lines bit programmable. In addition they can be configured to provide open-drain output.

**P3<sub>0</sub>-P3<sub>7</sub>.** I/O Port Lines (TTL compatible) 4 lines input (P3<sub>0</sub>-P3<sub>3</sub>), 4 lines output P3<sub>4</sub>-P3<sub>7</sub>). They can also be configured as control lines.

AS. Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addresses output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the high-impedance state along with ports 0 and 1, Data Strobe and Read/Write.

**DS**. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

**RESET.** Reset (input, active Low). RESET initializes the Z86xx. When RESET is deactivated, program execution begins from internal program location 000CH.

**R/W.** Read/Write (output). R/W is Low when the Z86xx is writing to external program or data memory.



# PIN DESCRIPTIONS (Continued)

XTAL1, XTAL2. Crystal 1, Crystal 2 (time-base input and output). These pins connect a parallel-resonant crystal (8 or 12MHz maximum) or an external single-phase clock (8 or 12MHz maximum) to the on-chip clock oscillator and buffer.

### ADDRESS SPACES Z8601/Z8600

**Program Memory.** The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (figure 5). The first 2048 bytes consist of on-chip mask programmed ROM. At addresses 2048 and greater, the Z8601 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

**Data Memory.** The Z8601 can address 62K bytes of external data memory beginning at locations 2048 (figure 6). External data memory may be included with or separated from the external program memory space.

DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

**Register File.** The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in figure 10.

Z8601 instructions can access registers directly or indirectly with an 8-bit address field. The Z8601 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In this case, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (figure 11). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Figure 5 : Program Memory Map.





Figure 6 : Data Memory Map.



# ADDRESS SPACES Z8611/Z8610

**Program Memory.** The 16-bit program counter addresses 64K bytes of program memory space. Program memory can be located in two areas: one internal and the other external (figure 7). The first 4096 bytes consist of on-chip mask programmed ROM. At addresses 4096 and greater, the Z8611 executes external program memory fetches.

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts.

**Data Memory.** The Z8611 can address 60K bytes of external data memory beginning at locations 4096 (figure 8). External data memory may be included with or separated from the external program memory space.

DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.

Register File. The 144-byte register file includes four I/O port registers (R0-R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255). These registers are assigned the address locations shown in figure 10.

Z8611 instructions can access registers directly or indirectly with an 8-bit address field. The Z8611 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In this case, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (figure 11). The Register Pointer addresses the starting location of the active working-register group.

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between locations 4096 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Figure 7: Program Memory Map.





Figure 8 : Data Memory Map.



### **ADDRESS SPACES Z8681**

**Program Memory.** The Z8681 addresses 64K bytes of external program memory space (Figure 9).

The first 12 bytes of program memory are reserved for the interrupt vectors. These location contain six 16-bit vectors that correspond to the six available interrupts. Program execution begins at location 000C<sub>H</sub> after a reset.

**Data Memory.** The Z8681 can address 64K bytes of external data memory. External data memory may be included with or separated from the external program memory space.  $\overline{DM}$ , an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space.


Register File. The 143-byte register file includes three I/O port registers (R0, R2, R3), 124 general-purpose registers (R4-R127) and 16 control and status registers (R240-R255.). These registers are assigned the address locations shown in Figure 10.

Z8681 instructions can access registers directly or indirectly with an 8-bit address field. This also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each occupying 16 contiguous locations (Figure 10).

The Register Pointer addresses the starting location of the active working-register group (Figure 11).


Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Figure 9: Address Spaces



### ADDRESS SPACES (Continued)

Figure 10 : Register File.



# SERIAL INPUT/OUTPUT

Port 3 lines P30 and P37 can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bits/second. for the 8MHz version.

The Z8 automatically adds a start bit and two stop bits to transmitted data (figure 12). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

Figure 11: Register Pointer.






Figure 12: Serial Data Formats.



# SERIAL INPUT/OUTPUT (Continued)

Figure 13 : Serial Data Formats (Continued)



### COUNTER/TIMERS

The Z8 contains two 8-bit programmable counter/timers ( $T_0$  and  $T_1$ ), each driven by its own 6-bit programmable prescaler. The  $T_1$  prescaler can be driven by internal or external clock sources; however, the  $T_0$  prescaler is driven by the internal clock only.

The 6-bit prescaler can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request,  $IRQ_4$  ( $T_0$ ) or  $IRQ_5$  ( $T_1$ ), is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for  $T_1$  is user-definable and can be the internal microprocessor clock, 4MHz maximum for the 8MHz device and 6MHz maximum for the 12MHz device, divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock (1.5MHz maximum), a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascated by connecting the  $T_0$ 

output to the input of  $T_1$ . Port 3 line  $P3_6$  also serves as a timer output ( $T_{OUT}$ ) through which  $T_0$ ,  $T_1$  or the internal clock can be output.

# I/O PORTS Z8601, Z8611


The Z8 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL loads.

**Port 1** can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port 1 may be placed under handshake control. In this configuration, Port 3 lines P3<sub>3</sub> and P3<sub>4</sub> are used as the handshake controls RDY<sub>1</sub> and DAV<sub>1</sub> (ready and data available).

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, AS, DS and R/W, allowing the Z8 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P3<sub>3</sub> as a Bus Acknowledge input and P3<sub>4</sub> as a Bus Request output.

Figure 14 : Port 1 Configuration.




Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines P3<sub>2</sub> and P3<sub>5</sub> are used as the handshake controls DAV<sub>0</sub> and RDY<sub>0</sub>. Handshake signal assignment is dictated by the I/O direction of the upper nibble P0<sub>4</sub>-P0<sub>7</sub>.

### I/O PORTS (Continued)

For external memory references, Port 0 can provide address bits  $A_8$ - $A_{11}$  (lower nibble) or  $A_{12}$ - $A_{15}$  (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles are defined as address bits, they can be set to the high-impedance state along with Port 1 and the control signals  $\overline{AS}$ ,  $\overline{DS}$  and  $\overline{R/W}$ .


Figure 15: Port O Configuration.



**Port 2** bits can be programmed independently as input or output. This port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines  $P3_1$  and  $P3_6$  are used as the handshake controls lines  $DAV_2$  and  $RDY_2$ . The handshake signal assignment for Port 3 lines  $P3_1$  and  $P3_6$  is dictated by the direction (input or output) assigned to bit 7 of Port 2.

Figure 16: Port 2 Configuration.




**Port 3** lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input (P3<sub>0</sub>-P3<sub>3</sub>) and four output (P3<sub>4</sub>-P3<sub>7</sub>). For serial I/O, lines P3<sub>0</sub> and P3<sub>7</sub> are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Ports 0, 1 and 2 (DAV and

RDY); four external interrupt request signals ( $IRQ_0$ - $IRQ_3$ ); timer input and output signals ( $T_{IN}$  and  $T_{OUT}$ ) and Data Memory Select ( $\overline{DM}$ ).

Figure 17: Port 3 Configuration.



#### INTERRUPTS

The Z86x1 allows six different interrupts from eight sources: the four Port 3 lines P3<sub>0</sub>-P3<sub>3</sub>, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86x1 interrupts are vectored. When an interrupt request is granted, an interrupt machine cycle is entered. This disables all subsequent interrupts, saves the Program Counter and status flags, and branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

Polled interrupt systems are also supported. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

#### CLOCK

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended capacitors ( $C_1 \le 15$ pF) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, series resonant
- Fundamental types, 8MHz and 12MHz
- Series resistance, R<sub>S</sub> ≤ 100Ω.



### I/O Ports (Z8681 only)

The Z8681 has 24 lines available for input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address.

Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pull-downs compatible with TTL Loads.

**Port I** is a dedicated Z-BUS compatible memory interface. The operations of Port 1 are supported by the Address Strobe (\$\overline{AS}\$) and Data Strobe (\$\overline{DS}\$) lines, and by the Read/Write (R/\$\overline{W}\$) and Data Memory (\$\overline{DM}\$) control lines. The low-order program and data memory addresses (\$A\_0-A\_7\$) are output through Port 1 (Figure 18) and are multiplexed with data in/out (\$\overline{D\_0}\$-\$\overline{D\_7}\$).


Instruction fetch and data memory read/write operations are done through this port.

Port 1 cannot be used as a register nor can a handshake mode be used with this port.

The Z8681, wake up with the 8 bits of Port 1 configured as address outputs for external memory. If more than eight address line are required with the Z8681, additional lines can be obtained by programming Port 0 bits as address bits. The least-significant four bits of Port 0 can be configured to supply address bits A<sub>8</sub>-A<sub>11</sub> for 4K byte addressing or both nibbles of Port 0 can be configured to supply address bits A<sub>8</sub>-A<sub>15</sub> for 64K byte addressing.

**Port 0** can be programmed as a nibble I/O port, or as an address port for interfacing external memory (Figure 19).

Figure 18: Port 1.



When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines  $P3_2$  and  $P3_5$  are used as the handshake controls  $DAV_0$  and  $RDY_0$ . Handshake signal assignment is dictated by the I/O direction of the upper nubble  $P0_4$ - $P0_7$ .

For external memory references, Port 0 can provide address bits A<sub>8</sub>-A<sub>11</sub> (lower nibble) or A<sub>8</sub>-A<sub>15</sub> (lower and upper nibbles) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing.

Port 0 lines float after reset; their logic state is unknown until the execution of an initialization routine that configures Port 0.

Such an initialization routine must reside within the first 256 bytes of executable code and must be physically mapped into memory be forcing the Port 0 address lines to a known state. See Figure 20. The proper Port initialization sequence is:

- 1. Write initial address ( $A_8$ - $A_{15}$ ) of initialization routine to Port 0 address lines;
- 2. Configure Port 0 Mode Register to output  $A_8$ - $A_{15}$  (or  $A_8$ - $A_{11}$ ).

To permit the use of slow memory, an automatic wait mode of two oscillator clock cycles is configured for the bus timing of the Z8681 after each reset. The initialization routine could include reconfiguration to eliminate this extended timing mode.

The following example illustrates the manner in which an initialization routine can be mapped in a Z8681 system with 4K of memory.

Figure 19 : Port 0.


# I/O PORTS (Continued)

Example. In figure 20, the intitialization routine is mapped to the first 256 bytes of program memory. Pull-down resistors maintain the address lines at a logic 0 level when these lines are floating. The leakage current caused by fanout must be taken into consideration when selecting the value of the pulldown resistors. The resistor value must be large

enough to allow the Port 0 output driver to pull the line to a logic one.

Generally, pulldown resistors are incompatible with TTL loads. If Port 0 drives into TTL input loads ( $I_{LOW} = 1.6\text{mA}$ ) the external resistors should be tied to  $V_{CC}$  and the initialization routine put in address space FF00H-FFFFH.

Figure 20: Z8681, Port 0 Address Lines Tied to Logic 0.



#### INSTRUCTION SET NOTATION

**Addressing Modes.** The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR	Indirect register pair or indirect working-
	register pair address
Irr	Indirect working-register pair only

X Indexed address
DA Direct address
RA Relative address

IM Immediate

R Register or working-register address r Working - register adress only

IR Indirect-register or indirect workingregister address

Ir Indirect working-register address only Register pair or working register pair

address

**Symbols** The following symbols are used in describing the instruction set.

dst Destination location or contents
src Source location or contents

cc Condition code (see list)
@ Indirect address prefix

SP Stack pointer (control registers 254-255 PC Program counter

FLAGS Flag register (control register 252)

RP Register pointer (control register 253)

IMR Interrupt mask register

(control register 251).

Assignment of a value is indicated by the symbol "\( --\)". For example,

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example,

dst (7)

refers to bit 7 of the destination operand.

**Flags**. Control Register R252 contains the following six flags:

С	Carry flag	b <sub>7</sub>							b0
Z	Zero flag		Z	s	V	D	Н	F2	F1
S	Sign flag		L=_	<u> </u>	L <u>-</u>	_	L		
V	Overflow flag								

D Decimal-adjust flag F1 user flag
H Half-carry flag F2 user flag

Affected flags are indicated by :

O Cleared to zero

Set to oneSet or cleared according to operation

UnaffectedUndefined

# **CONDITION CODES**

Value	Mnemonic	Meaning	Flags Set
1000		Always True	
0111	С	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	МІ	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	[Z OR (S XOR V)] = 0
0010	LE	Less than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater than or Equal	C = 0
0111	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0  AND  Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1
0000		Never true	



# INSTRUCTION FORMATS

Figure 21: One-Byte Instruction Format.




Figure 22: Two-bytes instruction Format.





Figure 23: Three-Bytes Instruction Format.



Instruction	Addr	Mode	Opcode Byte	F	lag	ıs A	ffe	cte	d
and Operation	dst	src	(Hex)	С	z	s	٧	D	н
ADC dst, src dst ← dst + src' + C	(Not	te 1)	1 🗆	*	٠		•	0	*
ADD dst, src dst ← dst + src	(Not	te 1)	0 🗆	*	*	*	*	0	*
AND dst, src dst ← dst AND src	(Not	te 1)	5 🗌	-	٠	•	0	-	-
CALL dst $SP \leftarrow SP - 2$ @SP $\leftarrow$ PC ; PC $\leftarrow$ dst	DA IRR		D6 D4	-	-	-	-	-	-
CCF C ← NOT C			EF	*	-	-	-	-	-
CLR dst dst ← 0	R IR		B0 B1	-	-	-	-	-	-
COM dst dst ← NOT dst	R		60 61	-	•	•	0	-	-
CP dst, src dst - src	(No	te 1)	A 🗌	*	*	•	*	-	-
<b>DA</b> dst dst ← DA dst	R IR		40 41	*	•	٠	x	-	
DEC dst dst ← dst - 1	R IR		00 01	-	٠	٠	*	-	-
DECW dst dst ← dst - 1	RR IR		80 81	-	•	٠	٠	-	-
<b>DI</b> IMR (7) ← 0			8F	-	-	-	-	-	-
DJNZ r, dst $r \leftarrow r - 1$ if $r \neq 0$ PC $\leftarrow$ PC + dst Range : + 127, - 128	RA		rA r = 0 - F	-	-	-	-	-	-
<b>EI</b> IMR (7) ← 1			9F	-	-	-	-	-	-
INC dst dst ← dst + 1	r R IR		rE r = 0 - F 20 21	: -	٠	*	٠	-	-
INCW dst dst ← dst + 1	RR IR		A0 A1	-	*	•	•	-	-
IRET   FLAGS ← @SP ; SP ← PC ← @SP ; SP ← SP   IMR (7) ← 1	- SP + + 2 ;	1	BF	٠	•				*
JP cc, dst if cc is true PC ← dst	DA IRR		cD c = 0 - F 30	: -	-	-		-	-
JR cc, dst if cc is true, PC ← PC + dst Range : + 127, - 128	RA		cB c = 0 - F	: -	-	-	-	-	-

Instruction	Addr	Mode	Opcode Byte	F	lag	s A	ffe	cte	d
and Operation	dst	src	(Hex)	С	z	s	٧	D	н
	r R	lm R r	rC r8 r9 r=0-F						
LD dst, src dst ← src	r X r Ir R R R IR IR	X r lr r R IR IM IM R	C7 D7 E3 F3 E4 E5 E6 E7 F5	-	-	-	-	-	-
LDC dst, src dst ← src	r Irr	lrr r	C2 D2	-	-	-	-	-	-
LDCI dst,src dst $\leftarrow$ src r $\leftarrow$ r + 1 ; rr $\leftarrow$ rr + 1	lr Irr	Irr Ir	C3 D3	-	-	-	-	-	-
LDE dst, src dst ← src	r Irr	lrr r	82 92	-	-	-	-	-	-
<b>LDEI</b> dst, src dst ← src r ← r + 1; rr ← rr + 1	lr Irr	irr Ir	83 93	-	-	-	-	-	-
NOP			FF	-	-	-	-	-	-
<b>OR</b> dst, src dst ← dst OR src	(No	te 1)	4	-	٠	٠	0	-	-
<b>POP</b> dst dst ← @ SP SP ← SP + 1	R IR	_	50 51	-	-	-	-	-	-
<b>PUSH</b> src SP ← SP - 1 ; @ SP ←	src	R IR	70 71	-	-	-	-	-	-
<b>RCF</b> C ← 0			CF	0	-	-	-	-	_
RET PC ← @ SP ; SP ← SF	° + 2		AF	-	-	-	-	-	-
RL dst C 7 0	₽ R IR		90 91	*	•	٠	•	-	-
RLC dst C ₹ 7 0	⊢ R IR		10 11	•	•	•	٠	-	
RR dst	⊢ R IR		E0 E1	•	٠	•	•	-	-
RRC dst →C →7 0	₽ R IR		C0 C1	•	•	٠	٠	_	-
SBC dst, src dst ← dst - src - C	(No	ote 1)	3 🔲	٠		•	•	1	•

**Note**: 1.These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a  $\supset$  in this table, and its value is found in the following table to the left of the applicable addressing mode pair. For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

SGS-THOMSON MICROELECTRONICS


15/1/


Instruction	Addr I	Mode	Opcode Byte	Flags Affected							
and Operation	dst src		(Hex)	С	z	s	٧	D	Н		
<b>SCF</b> C ← 1			DF	1	-	-	-	-	-		
SRA dst C 71 0	R IR		D0 D1		•	•	0	-	-		
SRP src RP ← src		lm	31	-	-		-	-	-		
SUB dst, src dst ← dst - src	(Note	e 1)	2 🗀					1			
SWAP dst 7 4 3 0	R		F0 F1	х			Х		-		
TCM dst, src (NOT dst) AND src	(Note	e 1)	6□	-		•	0	-			
TM dst, src dst AND src	(Note	÷ 1)	7 🗆	-		*	0	-	-		
XOR dst, src dst ← dst XOR src	(Note	1)	в	-			0	-	_		

**Note**: 1.These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a  $\square$  in this table, and its value is found in the following table to the left of the applicable addressing mode pair. For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

	Addr	Mode	Lower	
	dst	src	Opcode Nibble	
!	r	r	2	
	r	lr	3	
	R	R	4	
	R	IR	5	
	R	IM	6	

# CONTROL REGISTERS





SGS-THOMSON

	-						Lower	Nibble	(Hex)							
	_ 0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
O	6, 5 <b>DEC</b> R <sub>1</sub>	6, 5 DEC IR,	6, 5 <b>ADD</b> ,	6, 5 <b>ADD</b> r <sub>1</sub> , lr <sub>2</sub>	10, 5 <b>ADD</b> R <sub>2</sub> , R <sub>1</sub>	10, 5 <b>ADD</b> IR <sub>2</sub> , R <sub>1</sub>	10, 5 <b>ADD</b> R <sub>1</sub> , IM	10, 5 ADD IR <sub>1</sub> , IM	6, 5 <b>LD</b> r <sub>1</sub> . R <sub>2</sub>	6, 5 <b>LD</b> r <sub>2</sub> , R,	12/10, 5 <b>DJNZ</b> r <sub>1</sub> , RA	12/10, 0 <b>JR</b> cc. RA	6, 5 <b>LD</b> r <sub>1</sub> . IM	12/10.0 <b>JP</b> cc. DA	6. 5 INC r-	
	6, 5	6, 5	6, 5	6, 5	10, 5	10, 5	10, 5	10, 5	1			]			İ	
1	RLC R,	RLC IR <sub>1</sub>	ADC r <sub>1</sub> , r <sub>2</sub>	ADC r <sub>1</sub> , lr <sub>2</sub>	ADC R <sub>2</sub> , R <sub>1</sub>	ADC IR <sub>2</sub> , R <sub>3</sub>	ADC R <sub>1</sub> , IM	ADC IR <sub>1</sub> , IM							į	
	6. 5	6. 5	6. 5	6, 5	10, 5	10, 5	10. 5	10. 5	1					]	ì	
2		INC	SUB	SUB	SUB	SUB	SUB	SUB								
	Rι	IR <sub>1</sub>	Γ1, Γ2	r <sub>1</sub> , Ir <sub>2</sub>	R <sub>2</sub> , R <sub>1</sub>	IR <sub>2</sub> , R <sub>3</sub>	R <sub>1</sub> , IM	IR <sub>1</sub> , IM	Į							
3	8, 0 JP	6, 1 SRP	6, 5 <b>SBC</b>	6, 5 SBC	10, 5 SBC	10, 5 SBC	10, 5 SBC	10, 5 SBC								
-	IRR,	IM	5BC f <sub>1</sub> , f <sub>2</sub>	r <sub>1</sub> , lr <sub>2</sub>	R <sub>2</sub> , R <sub>1</sub>	IR <sub>2</sub> , R <sub>1</sub>	R <sub>1</sub> , IM	IR, IM								
	8, 5	8, 5	6, 5	6, 5	10, 5	10, 5	10, 5	10, 5	1							
4		DA	OR	OR	OR	OR	OR	OR								
	R,	IR <sub>1</sub>	r <sub>1</sub> , r <sub>2</sub>	r <sub>1</sub> , Ir <sub>2</sub>	R <sub>2</sub> , R <sub>1</sub>	IR <sub>2</sub> , R <sub>1</sub>	R <sub>1</sub> , IM	IR <sub>1</sub> , IM								_
5	10, 5 <b>POP</b>	10, 5 <b>POP</b>	6, 5 <b>AND</b>	6, 5 AND	10, 5 <b>AND</b>	10, 5 <b>AND</b>	10, 5 AND	10. 5 AND	1							
_	R,	iR,	ſ1, <b>ſ</b> 2	r <sub>1</sub> , lr <sub>2</sub>	R <sub>2</sub> , R <sub>1</sub>	IR <sub>2</sub> , R <sub>1</sub>	R <sub>1</sub> , IM	IR, IM							- 1	
	6, 5	6, 5	6, 5	6, 5	10, 5	10, 5	10, 5	10, 5	1							
6	COM	COM	TCM	TCM r <sub>1</sub> , lr <sub>2</sub>	TCM R <sub>2</sub> , R <sub>1</sub>	TCM IB <sub>2</sub> , B <sub>1</sub>	TCM B <sub>1</sub> , IM	TCM HR <sub>1</sub> , IM					!			
	10/12, 1	12/14, 1	r <sub>1</sub> , r <sub>2</sub>	6, 5	10, 5	10, 5	10, 5	10, 5	<b>-</b>				i	l i i		$\vdash$
7		PUSH	TM	TM	TM	TM	TM	TM								1
	Fl <sub>2</sub>	IR <sub>2</sub>	Γ1, Γ2	r <sub>1</sub> , lr <sub>2</sub>	R <sub>2</sub> , R <sub>1</sub>	IR <sub>2</sub> , R <sub>1</sub>	R <sub>1</sub> , IM	iR <sub>1</sub> , IM								
7	10, 5	10, 5	12, 0	18, 0					;				1			6
. 8	DECW RR,	DECW IR,	LDE r <sub>1</sub> , lrr <sub>2</sub>	In, Irr <sub>2</sub>										1		1
	6, 5	6, 5	12, 0	18, 0												6
9	1	RL	LDE	LDE						:				i		
	10, 5	IR <sub>1</sub>	r <sub>2</sub> , lrr <sub>1</sub>	Ir <sub>2</sub> , Irr <sub>1</sub> 6, 5	10.5	10, 5	10, 5	10, 5						l i l		14
A		INCW	6, 5 <b>CP</b>	CP	10, 5 <b>CP</b>	10, 5 <b>CP</b>	10, 5 <b>CP</b>	10, 5 CP					İ			R
	RR,	IR.	r <sub>1</sub> , r <sub>2</sub>	rı, Ir <sub>2</sub>	R <sub>2</sub> , R <sub>1</sub>	IR <sub>2</sub> , R <sub>1</sub>	R <sub>1</sub> , IM	IR <sub>1</sub> , IM			1 :					
_	6, 5	6, 5	6, 5	6, 5	10, 5	10, 5	10, 5	10, 5			1		i			16
E	CLR	CLR IR:	XOR rs, rg	XOR r <sub>1</sub> , lr <sub>2</sub>	XOR R <sub>z</sub> , R <sub>i</sub>	XOR IR <sub>2</sub> , R <sub>1</sub>	XOR R <sub>1</sub> , IM	XOR IR <sub>1</sub> , IM		1			!			IR
	6, 5	6, 5	12. 0	18. 0				10, 5	1	1						6
C	RRC	RRC	LDC	LDCI				LD	:	i	1		1			R
	R <sub>1</sub>	IR <sub>1</sub>	r1, Irr2	tr <sub>1</sub> , trr <sub>2</sub>				r <sub>1</sub> , x, R <sub>2</sub>						1		
	6, 5 SRA	6, 5 SRA	12, 0 L <b>DC</b>	18, 0 LDCI	20, 0 CALL*		20, 0 CALL	10, 5 <b>LD</b>	. !		İ			}		6 <b>S</b> (
•	Ri	IR <sub>1</sub>	r <sub>2</sub> , lrr <sub>1</sub>	ir <sub>2</sub> , irr <sub>1</sub>	IRR:		DA	r <sub>2</sub> , x, R <sub>1</sub>	1							"
	6, 5	6, 5		6, 5	10, 5	10, 5	10, 5	10, 5						1		6
E	RR	RR IR:		LD	LD R <sub>2</sub> , R <sub>1</sub>	LD IR <sub>2</sub> , R <sub>1</sub>	LD R <sub>1</sub> , IM	LD IR <sub>1</sub> , IM					İ			C
	6, 7	6, 7		r <sub>1</sub> , lr <sub>2</sub>	H2, H1	10, 5	nt, IM	in, iM								6
F		SWAP		LD		LD					i					N
	R,	IR,		lr <sub>1</sub> , r <sub>2</sub>	<u> </u>	R <sub>2</sub> , IR,			<b>j</b> +	<b>+</b>	<b> </b> +	+	+	<b>+</b>	*	
	lytes pe istructio	n 🗀	2			[3	3		egend:	R =	2 8 bit ac	ddress		3		1
		CLES			PIPEL	INE CY	CLES				4 bit ado or r1 =		roce			
				), 5 P _							or r1 = or R2 =					
				R.	MNEM	IONIC		5	Sequen					Second	Opera	ınd
			1 - ""	- N					Note: 7							

Note: \* 2-byte instruction fetch cycle appears as a 3-byte instruction.



# **ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Value	unit
	Voltage on any pin relative to ground	-0.3 to 7.0	V
T <sub>A</sub>	Operating Ambient Temperature	0 to 70	,c
T <sub>STG</sub>	Storage Temperature	-65 to 150	,C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# **TEST CONDITIONS**

The characteristics below apply for the following standard conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the reference pin.

# Standard test conditions are as follows:

- $+ 4.5 \le V_{CC} \le + 5.5V$
- GND = 0V
- $-0^{\circ}C \le T_A \le +70^{\circ}C$

Figure 24: Test Circuits



# DC CHARACTERISTICS

Symbol	Parameter	Min.	Max.	unit	Condition
V <sub>CH</sub>	Clock input High Voltage	3.8	Vcc	٧	Driven by External Clock Generator
V <sub>CL</sub>	Clock Input Low Voltage	-0.3	0.8	٧	Driven by External Clock Generator
V <sub>IH</sub>	nput High Voltage	2.0	Vcc	٧	
VIL	Input Low Voltage	-0.3	0.8	٧	
V <sub>RH</sub>	Reset Input High Voltage	3.8	Vcc	V	
V <sub>RL</sub>	Reset Input Low Voltage	-0.3	0.8	٧	
VoH	Output High Voltage	2.4		٧	I <sub>OH</sub> = -250μA
V <sub>OL</sub>	Output Low Voltage	_	0.4	V	I <sub>OL</sub> = +2.0mA
l₁∟	Input Leakage	-10	10	μА	0V ≤ V <sub>IN</sub> ≤ +5.25V
loL	Output Leakage	-10	10	μА	0V ≤ V <sub>IN</sub> ≤ +5.25V
liB	Reset Input Current		-50	μА	V <sub>CC</sub> = +5.25V, V <sub>RL</sub> = 0V
lcc	V <sub>CC</sub> Supply Current		180	mA	
1 <sub>MM</sub>	V <sub>MM</sub> Supply Current		10	mA	Power Down Mode
V <sub>MM</sub>	Backup Supply Voltage	3	Vcc	V	Power Down



# EXTERNAL I/O OR MEMORY, READ WRITE AND CLOCK CYCLE TIMING

N°	Symbol	Parameter		Z86xx/8	BMHz	:	Z86xx/1	2MHz	Notes
			Min.	Max.	Equation	Min.	Max.	Equation	Notes
1	T <sub>DA(AS)</sub>	Address Valid to AS ↑ Delay	50		T <sub>PC</sub> - 75	35		T <sub>PC</sub> - 50	1, 2, 3
2	T <sub>DAS(A)</sub>	AS ↑ to Address Float Delay	70		T <sub>PC</sub> - 55	45		T <sub>PC</sub> - 40	1, 2, 3
3	T <sub>DAS(DR)</sub>	AS ↑ to Read Data Required Valid		360	4T <sub>PC</sub> - 140		220	4T <sub>PC</sub> - 110	1, 2, 3, 4
4	Twas	AS Low Width	80		T <sub>PC</sub> - 45	55		T <sub>PC</sub> - 30	1, 2, 3
5	T <sub>DAZ(DS)</sub>	Address Float to DS ↓	0		3T <sub>PC</sub> - 125	0		3T <sub>PC</sub> - 65	1
6	T <sub>WDSR</sub>	DS (Read) Low Width	250		2T <sub>PC</sub> - 90	185		2T <sub>PC</sub> - 55	1, 2, 3, 4
7	T <sub>WDSW</sub>	DS (Write) Low Width	160		3T <sub>PC</sub> - 175	110		3T <sub>PC</sub> - 120	1, 2, 3, 4
8	T <sub>DDSR(DR)</sub>	DS ↓ to Read Data Required Valid		200	T <sub>PC</sub> - <b>55</b>		130	T <sub>PC</sub> - 40	1, 2, 3, 4
9	T <sub>HDR(DS)</sub>	Read Data to DS ↓ Hold Time	0			0			1
10	T <sub>DDS(A)</sub>	DS ↑ to Address Active Delay	70		T <sub>PC</sub> - 55	45		T <sub>PC</sub> - 30	1, 2, 3
11	T <sub>DDS(AS)</sub>	DS ↑ to AS ↓ Delay	70		T <sub>PC</sub> - 75	55		T <sub>PC</sub> - 55	1, 2, 3
12	T <sub>DR/W(AS)</sub>	R/W Valid to AS ↑ Delay	50		T <sub>PC</sub> - 65	30		T <sub>PC</sub> - 50	1, 2, 3
13	T <sub>DDS(R/W)</sub>	DS ↑ to R/W Not Valid	60		T <sub>PC</sub> - 75	35		T <sub>PC</sub> - 50	1, 2, 3
14	T <sub>DDW(DSW)</sub>	Write Data Valid to DS (Write) ↓ Delay	50		T <sub>PC</sub> - 55	35		T <sub>PC</sub> - 40	1, 2, 3
15	T <sub>DDS(DW)</sub>	DS ↑ to Write Data Not Valid Delay	70		5T <sub>PC</sub> - 215	45		5T <sub>PC</sub> - 160	1, 2, 3
16	T <sub>DA(DR)</sub>	Address Valid to Read Data Required Valid		410	T <sub>PC</sub> - 45		255	T <sub>PC</sub> - 30	1, 2, 3, 4
17	T <sub>DAS(DS)</sub>	AS ↑ to DS ↓ Delay	80			55			1, 2, 3

Notes: All values in ns. 1. Test Load 1.


2. 3. 4.

Timing numbers given are for minimum T<sub>P</sub>C.

Also see clock cycle time dependent characteristics table.

When using extended memory timing add 2 T<sub>P</sub>C.

Figure 25: External I/O or Memory Read/Write Timing.



# ADDITIONAL TIMING TABLE

N°	Symbol	Parameter	Z86xx/8MHz		Z86xx/12MHz		Unit	Notes
			Min.	Max.	Min.	Max.		110165
1	T <sub>PC</sub>	Input Clock Period	125	1000	83	1000	ns	1
2	T <sub>RC</sub> , T <sub>FC</sub>	Clock Input Rise And Fall Times		25		15	ns	1
3	Twc	Input Clock Width	37		26		ns	1
4	TwrinL	Timer Input Low Width	100		70		ns	2
5	T <sub>WTINH</sub>	Timer Input High Width	3T <sub>PC</sub>		3T <sub>PC</sub>		ns	2
6	T <sub>PTIN</sub>	Timer Input Period	8T <sub>PC</sub>		8T <sub>PC</sub>		ns	2
7	T <sub>RTIN</sub> , T <sub>FTIN</sub>	Timer Input Rise And Fall Times		100		100	ns	2
8a	TwiL	Interrupt Request Input Low Time	100		70		ns	2, 3
8b	T <sub>WIL</sub>	Interrupt Request Input Low Time	3T <sub>PC</sub>		3T <sub>PC</sub>		ns	2, 4
9	TwiH	Interrupt Request Input High Time	3T <sub>PC</sub>		3T <sub>PC</sub>		ns	2, 3


# Notes :

Clock timing references uses 3.8V for a logic "1" and 0.8 for a logic "0". Timing reference uses 2.0V for a logic "1" and 0.8V for a logic "0". Interrupt request via Port 3 (P31-P33).

2. 3. 4.

Interrupt request via Port 3 (P3<sub>0</sub>).

Figure 26 : Additional Timing.



# HANDSHAKE TIMING

N°	Symbol	Parameter	Z86xx/8MHz		Z86xx/12MHz		Unit	Notes
		r al allietei	Min.	Max.	Min.	Max.		Notes
1	T <sub>SDI(DAV)</sub>	Data In Setup Time	0		0		ns	
2	T <sub>HDI(DAV)</sub>	Data In Hold Time	230		160		ns	
3	T <sub>WDAV</sub>	Data Available Width	175		120		ns	
4	T <sub>DDAVIF(RDY)</sub>	DAV ↓ input to RDY ↓ Delay		175		120	ns	1, 2
5	T <sub>DDAVOF(RDY)</sub>	DAV ↓ Output to RDY ↓ Delay	0		0		ns	1, 3
6	T <sub>DDAVIR(RDY)</sub>	DAV ↑ Input to RDY ↑ Delay		175		120	ns	1, 2
7	T <sub>DDAVOR(RDY)</sub>	DAV ↑ Output to RDY ↑ Delay	0		0		ns	1, 3
8	T <sub>DDO(DAV)</sub>	Data Out to <del>DAV</del> ↓ Delay	50	·	30		ns	1
9	T <sub>DRDY(DAV)</sub>	Rdy ↓ Input to DAV ↑ Delay	0	200	0	140	ns	1

Notes:

Test Load 1.
 Input handshake.

Output handshake..

All timing references use 2.0V for a logic "1" and 0.8V for a logic "0".

Figure 27: Input Handshake Timing.





Figure 28: Output Handshake Timing.



SGS-THOMSON MICROELECTRONICS

25.

Figure 29: 28-Lead Plastic Dual In Line Package (B)





Figure 30: 40-Lead Plastic Dual In Line Package (B)



# ORDERING INFORMATION

Туре	Description	Frequency	Range	Package	
Z8601xxB1	2K ROM	8MHz	0 to + 70°C	PDIP40	
Z8600xxB1	2K ROM	8MHz	0 to + 70°C	PDIP28	
Z8601AxxB1	2K ROM	12MHz	0 to + 70°C	PDIP40	
Z8600AxxB1	2K ROM	12MHz	0 to + 70°C	PDIP28	
Z8611xxB1	4K ROM	8MHz	0 to + 70°C	PDIP40	
Z8610xxB1	4K ROM	8MHz	0 to + 70°C	PDIP28	
Z8611AxxB1	4K ROM	12MHz	0 to + 70°C	PDIP40	
Z8610AxxB1	4K ROM	12MHz	0 to + 70°C	PDIP28	
Z8681B1	ROMLESS	8MHz	0 to + 70°C	PDIP40	
Z8681AB1	ROMLESS	12MHz	0 to + 70°C	PDIP40	



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all informations previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or system without express written approval of SGS-THOMSON Microelectronics.

© 1991 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherland - Singapore - Spain - Sweden - Switzerland - Taiwan - United Kindson

APR 27 1899

036564 🛂 \_ -