## General Description

These data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources, and feature a strobe-controlled TRI-STATE output. The strobe must be at a low logic level to enable these devices. The TRI-STATE outputs permit direct connection to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transitors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable time is shorter than the average output enable time.


## TRI-STATE® Data Selectors/Multiplexers

#### **Features**

- TRI-STATE versions of DM54/74151
- Interface directly with system bus
- Perform parallel-to-serial conversion
- Permit multiplexing from N-lines to one line
- Complementary outputs provide true and inverted data
- Pin equivalent DM54251/DM74251

Туре	Max No. of Common Outputs	Typical Prop Delay Time (D to Y)	Typical Power Dissipation
DM7121	49	17 ns	155 mW
DM8121	129	17 ns	155 mW

### **Connection Diagram**



7121 (J,W); 8121 (N)

### Truth Table


	Inputs				Outputs		
Select		Strobe					
С	В	Α	s	Y	w		
X	Х	Х	Н	Z	Z		
L	L	L	L	DO	DO		
L	L	н	L	D1	DΤ		
L	н	L	L	D2	D2		
L	н	н	L	DЗ	D3		
н	L	L į	L	D4	D4		
Н	L	н	L	D5	D5		
H	Н	L	L	D6	D6		
Н	н	н	L	D7	D7		

H = High Logic Level, L = Low Logic Level

X = Don't Care, Z = High Impedance (Off)

D0, D1...D7 = The level of the respective D input.

## Logic Diagram



# Additional Devices

Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted)

		DM71/81						
Parameter		Conditions		21			Units	
		•			Min	Typ (1)	Max	
ViH	High Level Input Voltage				2			V
VIL	Low Level Input Voltage						0.8	V
Vi	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$					-1.5	V
	High Level Output Current			DM54			-2	m A
				DM74			-5.2	1117
Vон	High Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = Max			2.4			V
loL	Low Level Output Current						16	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 m	Α				0.4	٧
Off-State (High-Impedance State) Output Current	V <sub>CC</sub> = Max	v <sub>O</sub> =	$V_{O} = 0.4 \text{ V}$			-40	μA	
	State) Output Current	V <sub>IH</sub> = 2 V	v <sub>O</sub> =	2.4 V			40	μΑ
l <sub>1</sub>	Input Current at Maximum Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5 V					1	mA
lін	High Level Input Current	$V_{CC} = Max, V_{I} = 2.4 V$					40	μΑ
ηL	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4 V					-1.6	mA
los	Short Circuit Output Current	V <sub>CC</sub> = Max (2)			-18		-70	mA
Icc	Supply Current	V <sub>CC</sub> = Max (3)				31	51	mA

Note 1: All typical values are at  $V_{CC} = 5 \text{ V, T}_{A} = 25 ^{\circ}\text{C}$ .

Note 2: Not more than one output should be shorted at a time.

Note 3: All inputs at 4.5 V and all outputs open.

Switching Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 

			To (Output)	Conditions	DM71/81			Units
Parameter		From (Input)			21			
					Min	Тур	Max	
tPLH	Propagation Delay Time, Low-to-High Level Output	A, B, or C (4 levels)				22	36	ns
<sup>t</sup> PHL	Propagation Delay Time, High-to-Low Level Output					23	36	ns
tPLH	Propagation Delay Time, Low-to-High Level Output	A, B, or C (3 levels)	w			18	29	ns
<sup>t</sup> PHL	Propagation Delay Time, High-to-Low Level Output					16	27	ns
tPLH	Propagation Delay Time, Low-to-High Level Output	Any D				17	28	ns
<sup>t</sup> PHL	Propagation Delay Time, High-to-Low Level Output		Y	$C_L = 50 \text{ pF}$ $R_L = 400 \Omega$		18	28	ns
<sup>t</sup> PLH	Propagation Delay Time, Low-to-High Level Output					11	15	ns
tphL	Propagation Delay Time, High-to-Low Level Output		W			10	15	ns
<sup>‡</sup> ZH	Output Enable Time to High Level		Y			15	27	ns
<sup>†</sup> ZL	Output Enable Time to Low Level	Strobe				18	36	ns
<sup>†</sup> ZH	Output Enable Time to High Level					15	27	ns
<sup>†</sup> ZL	Output Enable Time to Low Level		W			19	38	ns
tHZ	Output Disable Time from High Level					4	8	ns
tLZ	Output Disable Time from Low Level		Y	C <sub>1</sub> = 5 pF		14	23	ns
tHZ	Output Disable Time from High Level			$R_L = 400 \Omega$		4	8	ns
<sup>t</sup> LZ	Output Disable Time from Low Level		w			15	23	ns