

M80C51BH/M80C31BH CMOS SINGLE-CHIP 8-BIT MICROCOMPUTER


Military

- M80C31BH—Control Oriented CPU with RAM and I/O
- M80C51BH—An M80C31BH with Factory Mask-Programmable ROM
- Power Control Modes
- 128 x 8-Bit RAM
- 32 Programmable I/O Lines
- Two 16-Bit Timer/Counters
- Available in 40-Pin CERDIP, 44-Pin Leadless Chip Carrier, 44-Pin Gullwing and 44-Pin J-Lead Packages
- 64K Program Memory Space
- High Performance CHMOS Process
- Boolean Processor
- 5 Interrupt Sources
- Programmable Serial Port
- 64K Data Memory Space
- Military Temperature Range: -55°C to +125°C (T_C)

The MCS[®]-51 CHMOS products are fabricated on Intel's CHMOS III process and are functionally compatible with the standard MCS-51 HMOS and EPROM products. CHMOS III is a technology which combines the high speed and density characteristics of HMOS with the low power attributes of CHMOS. This combination expands the effectiveness of the powerful MCS-51 architecture and instruction set.

Like the MCS-51 HMOS versions, the MCS-51 CHMOS products have the following features: 4K byte of ROM (M80C51BH only); 128 bytes of RAM; 32 I/O lines; two 16-bit timer/counters; a five-source two-level interrupt structure; a full duplex serial port; and on-chip oscillator and clock circuitry. In addition, the MCS-51 CHMOS products have two software selectable modes of reduced activity for further power reduction—Idle and Power Down.

The Idle mode freezes the CPU while allowing the RAM, timer/counters serial port and interrupt system to continue functioning. The Power Down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.



M80C31BH/51BH

Rochester Ordering Guide

Rochester Part Number	OCM Part Number	Package	Temperature
MC80C31BH	MC80C31BH	DIP-40	-55° to +125°C
MD80C31BH	MD80C31BH	DIP-40	-55° to +125°C
MR80C31BH	MR80C31BH	LLCC-44	-55° to +125°C
MT80C31BH	MT80C31BH	LDCC-44	-55° to +125°C
MZ80C31BH	MZ80C31BH	QFP-44	-55° to +125°C
MD80C51BH	MD80C51BH	DIP-40	-55° to +125°C
MR80C51BH	MR80C51BH	LLCC-44	-55° to +125°C
MT80C51BH	MT80C51BH	LDCC-44	-55° to +125°C
MZ80C51BH	MZ80C51BH	QFP-44	-55° to +125°C

M80C31BH/51BH

ABSOLUTE MAXIMUM RATINGS*

Case Temperature Under Bias . . .	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin to V_{SS}	-0.5V to $V_{CC} + 0.5V$
Voltage on V_{CC} to V_{SS}	-0.5V to +6.5V
Power Dissipation	200 mW

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
T_C	Case Temperature (Instant On)	-55	+125	°C
V_{CC}	Digital Supply Voltage	4.0	6.0	V
f_{OSC}	Oscillator Frequency	3.5	12	MHz

D.C. CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Units	Comments
V_{IL}	Input Low Voltage (Except EA)	-0.5	$0.2 V_{CC} - 0.25$	V	
V_{IL1}	Input Low Voltage (EA)	-0.5	$0.2 V_{CC} - 0.45$		
V_{IH}	Input High Voltage (Except XTAL1, RST)	$0.2 V_{CC} + 1.1$	$V_{CC} + 0.5$	V	
V_{IH1}	Input High Voltage (XTAL1, RST)	$0.7 V_{CC} + 0.2$	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage (Ports 1, 2, 3)		0.45	V	$I_{OL} = 1.6 \text{ mA}$ (Note 1)
V_{OL1}	Output Low Voltage (Port 0, ALE, PSEN)		0.45	V	$I_{OL} = 3.2 \text{ mA}$ (Note 1)
V_{OH}	Output High Voltage (Ports 1, 2, 3)	2.4		V	$I_{OH} = -60 \mu\text{A}$, $V_{CC} = 5V \pm 10\%$
		$0.75 V_{CC}$		V	$I_{OH} = -25 \mu\text{A}$
		$0.9 V_{CC}$		V	$I_{OH} = -10 \mu\text{A}$
V_{OH1}	Output High Voltage (Port 0 in External Bus Mode, ALE, PSEN)	2.4		V	$I_{OH} = -400 \mu\text{A}$, $V_{CC} = 5V \pm 10\%$
		$0.75 V_{CC}$		V	$I_{OH} = -150 \mu\text{A}$
		$0.9 V_{CC}$		V	$I_{OH} = -40 \mu\text{A}$ (Note 2)
I_{IL}	Logical 0 Input Current (Ports 1, 2, 3)		-75	μA	$V_{in} = 0.45V$
I_{TL}	Logical 1 to 0 Transition Current (Ports 1, 2, 3)		-750	μA	$V_{in} = 2V$
I_{LI}	Input Leakage Current (Port 0, EA)		± 10	μA	$0.45 < V_{in} < V_{CC}$
RRST	Reset Pulldown Resistor	50	150	$K\Omega$	
CIO	Pin Capacitance		10	pF	Test Freq = 1 MHz, $T_C = 25^\circ\text{C}$
IPD	Power Down Current		75	μA	$V_{CC} = 2V \text{ to } 6V$ (Note 5)

*See "Notes" on next page.

M80C31BH/51BH

MAXIMUM I_{CC} (mA)

Freq. V_{CC}	Operating (Note 3)			Idle (Note 4)		
	4V	5V	6V	4V	5V	6V
3.5 MHz	4.3	5.7	7.5	1.1	1.6	2.2
8.0 MHz	8.3	11	14	1.8	2.7	3.7
12 MHz	12	16	20	2.5	3.7	5

NOTES:

- Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OLS} of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- Capacitive loading on Ports 0 and 2 may cause the V_{OH} on ALE and \overline{PSEN} to momentarily fall before the 0.9 V_{CC} specification when the address bits are stabilizing.
- I_{CC} is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, $V_{IL} = V_{SS} + 0.5V$, $V_{IH} = V_{CC} - 0.5V$; XTAL2 N.C.; $\overline{EA} = \overline{RST} = \text{Port 0} = V_{CC}$. I_{CC} would be slightly higher if a crystal oscillator is used (see Figure 5).
- Idle I_{CC} is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, $V_{IL} = V_{SS} + 0.5V$, $V_{IH} = V_{CC} - 0.5V$; XTAL2 N.C.; Port 0 = V_{CC} ; $\overline{EA} = \overline{RST} = V_{SS}$ (see Figure 6).
- Power Down I_{CC} is measured with all output pins disconnected; XTAL1 = V_{SS} ; XTAL2 N.C.; Port 0 = V_{CC} ; $\overline{EA} = \overline{RST} = V_{SS}$ (see Figure 8).

M80C31BH/51BH

A.C. CHARACTERISTICS (Over Specified Operating Conditions)


Capacitance for Port 0, ALE, and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF

EXTERNAL PROGRAM AND DATA MEMORY CHARACTERISTICS


Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
1/TCLCL	Oscillator Frequency			3.5	12	MHz
TLHLL	ALE Pulse Width	127		2TCLCL - 40		ns
TAVLL	Address Valid to ALE Low	28		TCLCL - 55		ns
TLLAX	Address Hold After ALE Low	48		TCLCL - 35		ns
TLLIV	ALE Low to Valid Instr In		223		4TCLCL - 110	ns
TLLPL	ALE Low to PSEN Low	43		TCLCL - 40		ns
TPLPH	PSEN Pulse Width	205		3TCLCL - 45		ns
TPLIV	PSEN Low to Valid Instr In		135		3TCLCL - 115	ns
TPXIX	Input Instr Hold After PSEN	0		0		ns
TPXIZ	Input Instr Float After PSEN		58		TCLCL - 25	ns
TAVIV	Address to Valid Instr In		302		5TCLCL - 115	ns
TPLAZ	PSEN Low to Address Float		10		10	ns
TRLRH	RD Pulse Width	400		6TCLCL - 100		ns
TWLWH	WR Pulse Width	400		6TCLCL - 100		ns
TRLDV	RD Low to Valid Data In		242		5TCLCL - 175	ns
TRHDX	Data Hold After RD	0		0		ns
TRHDZ	Data Float After RD		97		2TCLCL - 70	ns
TLLDV	ALE Low to Valid Data In		507		8TCLCL - 160	ns
TAVDV	Address to Valid Data In		575		9TCLCL - 175	ns
TLLWL	ALE Low to RD or WR Low	200	300	3TCLCL - 50	3TCLCL + 50	ns
TAVWL	Address to RD or WR Low	203		4TCLCL - 130		ns
TQVWX	Data Valid to WR Transition	23		TCLCL - 60		ns
TWHQX	Data Hold After WR	33		TCLCL - 50		ns
TRLAZ	RD Low to Address Float		0		0	ns
TWHLH	RD or WR High to ALE High	43	123	TCLCL - 40	TCLCL + 40	ns

M80C31BH/51BH

EXTERNAL DATA MEMORY READ CYCLE




EXTERNAL PROGRAM MEMORY READ CYCLE



M80C31BH/51BH

CLOCK WAVEFORMS



M80C31BH/51BH


EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
1/TCLCL	Oscillator Frequency	3.5	12	MHz
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time		20	ns


SERIAL PORT TIMING—SHIFT REGISTER MODE (Over Specified Operating Conditions)

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
TXLXL	Serial Port Clock Cycle Time	1.0		12TCLCL		μ s
TQVXH	Output Data Setup to Clock Rising Edge	700		10TCLCL - 133		ns
TXHQX	Output Data Hold After Clock Rising Edge	50		2TCLCL - 117		ns
TXHDX	Input Data Hold After Clock Rising Edge	0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700		10TCLCL - 133	ns


EXTERNAL CLOCK DRIVE WAVEFORMS



A.C. TESTING: INPUT/OUTPUT WAVEFORMS



FLOAT WAVEFORM



Serial Port Timing is tested functionally only, but guaranteed to specified limits.

Rochester Electronics guarantees performance of its semiconductor products to the original OEM specifications. "Typical" values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. Rochester Electronics reserves the right to make changes without further notice to any specification herein.