

16. ELECTRICAL SPECIFICATIONS

★

Applied standard

The electrical characteristics shown below are applied to devices other than the old models conforming to K mask.

Therefore, these characteristics are different from those conforming to the K mask. For the electrical characteristics of the K mask, consult NEC.

"Others" in the table below means products conforming to the masks other than E, P, X, and M (but conforming to the L mask).

16.1 AT 5 V OPERATION

★ OPERATING RANGE

	E, P, X, M mask model	Others
μPD70208H, 70216H-10/12/16	$V_{DD} = 5\text{ V} \pm 10\%$	
μPD70208H, 70216H-20	—	$V_{DD} = 5\text{ V} \pm 5\%$

ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	Rating	Unit
Supply voltage	V_{DD}		-0.5 to +7.0	V
Input voltage	V_I	$V_{DD} = 5\text{ V} \pm 10\%$ (μPD70208H, 70216H-10/12/16)	-0.5 to $V_{DD}+0.3$	V
Clock input voltage	V_K	$V_{DD} = 5\text{ V} \pm 10\%$ (μPD70208H, 70216H-20)	-0.5 to $V_{DD}+1.0$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.3$	V
Operating ambient temperature	T_A		-40 to +85	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^{\circ}\text{C}$

Cautions 1. Do not directly connect the output pins of two or more IC products and do not directly connect the output pins to V_{DD} or V_{CC} and GND. However, open-drain pins or open-collector pins may be connected directly. Moreover, an external circuit whose timing is designed to avoid output collision can be connected to pins that go into a high-impedance state.

2. If even one of the above parameters exceeds the absolute maximum rating even momentarily, the quality of the program may be degraded. Absolute maximum ratings, therefore, are the values exceeding which the product may be physically damaged. Use the program keeping all the parameters within these rated values.

The standards and conditions shown in DC and AC Characteristics below specify the range within which the normal operation of the product is guaranteed.

DC CHARACTERISTICS

(T_A = -40 to +85 °C, V_{DD} = 5 V ±10% (μPD70208H, 70216H-10/12/16), V_{DD} = 5 V ±5% (μPD70208H, 70216H-20))

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage high	V _{IH}	E, P, X, M masks	Except $\overline{\text{RESET}}$	2.2		V _{DD} +0.3	V
			$\overline{\text{RESET}}$	0.8 V _{DD}		V _{DD} +0.3	
		Others	Except $\overline{\text{RESET}}$, INTP1 to INTP7	2.2		V _{DD} +0.3	
			$\overline{\text{RESET}}$	0.8 V _{DD}		V _{DD} +0.3	
			INTP1 to INTP7	2.4		V _{DD} +0.3	
Input voltage low	V _{IL}	Except $\overline{\text{RESET}}$		-0.5		+0.8	V
		$\overline{\text{RESET}}$		-0.5		0.2V _{DD}	
Clock input voltage high	V _{KH}			3.9		V _{DD} +1.0	V
Clock input voltage low	V _{KL}			-0.5		+0.6	V
Output voltage high	V _{OH}	I _{OH} = -2.5 mA		0.7 V _{DD}			V
		I _{OH} = -100 μA		V _{DD} - 0.4			
Output voltage low	V _{OL}	Except $\overline{\text{END/TC}}$: I _{OL} = 2.5 mA				0.4	V
		$\overline{\text{END/TC}}$: I _{OL} = 5.0 mA					
Input leak current high	I _{LH}	V _I = V _{DD}				10	μA
Input leak current low	I _{LIL}	Except INTP : V _I = 0 V				-10	μA
INTP input current low	I _{LIPL}	INTP input : V _I = 0 V				-300	μA
Output leak current high	I _{LOH}	V _O = V _{DD}				10	μA
Output leak current low	I _{LOL}	V _O = 0 V				-10	μA
Latch leak current high	I _{LLH}	V _I = 3.0 V		-50		-300	μA
Latch leak current low	I _{LLL}	V _I = 0.8 V		50		300	μA
Latch inversion current (L → H)	I _{LH}					400	μA
Latch inversion current (H → L)	I _{LL}					-400	μA
Supply current ^{Note}	I _{DD}	E, P, X, M masks	On operation		5.5 f _x	9.0 f _x	mA
			On standby (HALT)		1.5 f _x	2.5 f _x	
			On standby (STOP)			50	
		Others	On operation		4.5 f _x	6.0 f _x	mA
			On standby (HALT)		1.5 f _x	2.2 f _x	
			On standby (STOP)			50	

Note The unit of values of constants 1.5, 2.2, 2.5, 4.5, 5.5, 6.0 and 9.0 is mA/MHz.

CAPACITANCE (T_A = 25 °C, V_{DD} = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _I	f _c = 1 MHz			10	pF
Input/output capacitance	C _{IO}	0 V other than test pin.			15	pF

AC CHARACTERISTICS

(1) μPD70208H, 70216H-10/12/16 (T_A = -40 to +85 °C, V_{DD} = 5 V ±10%) (1/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-10 μPD70216H-10		μPD70208H-12 μPD70216H-12		μPD70208H-16 μPD70216H-16		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
External clock input cycle	① t _{CYX}	50	DC	40	DC	31.25	DC	ns
External clock input high-level width (V _{KH} =3.0 V)	② t _{XXH}	19		14		12		ns
External clock input low-level width (V _{KL} =1.5 V)	③ t _{XXL}	19		14		12		ns
External clock input rise time (1.5→3.0 V)	④ t _{XR}		5		5		5	ns
External clock input fall time (3.0→1.5 V)	⑤ t _{XF}		5		5		5	ns
Clock output cycle	⑥ t _{CYK}	100	DC	80	DC	62.5	DC	ns
Clock output high-level width (V _{OH} =3.0 V)	⑦ t _{KKH}	0.5t _{CYK} -5		0.5t _{CYK} -5		0.5t _{CYK} -5		ns
Clock output low-level width (V _{OL} =1.5 V)	⑧ t _{KKL}	0.5t _{CYK} -5		0.5t _{CYK} -5		0.5t _{CYK} -5		ns
Clock output rise time (1.5→3.0 V)	⑨ t _{KR}		5		5		5	ns
Clock output fall time (3.0→1.5 V)	⑩ t _{KF}		5		5		5	ns
CLKOUT delay time (vs. external clock)	⑪ t _{DXK}		40		35		20	ns
Input rise time (except external clock) (0.8→2.2 V)	⑫ t _{IR}		15		15		15	ns
Input fall time (except external clock) (2.2→0.8 V)	⑬ t _{IF}		10		10		10	ns
Output rise time (except CLKOUT) (0.8→2.2 V)	⑭ t _{OR}		15		15		15	ns
			10		10		10	ns
Output fall time (except CLKOUT) (2.2→0.8 V)	⑮ t _{OF}		10		10		10	ns
RESET setup time (vs. CLKOUT↓) ^{Note}	⑯ t _{SRESK}	20		20		20		ns
RESET hold time (vs. CLKOUT↓) ^{Note}	⑰ t _{HKRES}	25		25		15		ns
RESOUT output delay time (vs. CLKOUT↓)	⑱ t _{DKRES}	5	50	5	40	5	30	ns
READY inactive setup time (vs. CLKOUT↑)	⑲ t _{SRYLK}	15		10		7		ns
READY inactive hold time (vs. CLKOUT↑)	⑳ t _{HKRYL}	20		15		15		ns
READY active setup time (vs. CLKOUT↑)	㉑ t _{SRVHK}	15		10		7		ns
READY active hold time (vs. CLKOUT↑)	㉒ t _{HKRYH}	20		20		15		ns
NMI setup time (vs. CLKOUT↑)	㉓ t _{SNMIK}	15		15		15		ns
POLL setup time (vs. CLKOUT↑)	㉔ t _{SPOLK}	20		20		20		ns
Data setup time (vs. CLKOUT↓)	㉕ t _{SDK}	15		10		7		ns
Data hold time (vs. CLKOUT↓)	㉖ t _{HKD}	5		5		5		ns
CLKOUT → address delay time	㉗ t _{DKA}	5	50	5	40	5	28	ns
CLKOUT → address hold time	㉘ t _{HKA}	10		10		10		ns
CLKOUT↓ → PS delay time	㉙ t _{OKP}	5	50	5	40	5	30	ns
CLKOUT↓ → PS float delay time	㉚ t _{FKP}	5	50	5	40	5	30	ns
Address setup time (vs. ASTB↓)	㉛ t _{AST}	t _{KKL} -20		t _{KKL} -10		t _{KKL} -10		ns
CLKOUT↓ → address float delay time	㉜ t _{FKA}	t _{HKA}	50	t _{HKA}	40	t _{HKA}	30	ns
CLKOUT↓ → ASTB↑ delay time	㉝ t _{DKSTH}		40		30		25	ns

Note When reset with the minimum pulse width or when guaranteeing the RESOUT output timing.

(1) μPD70208H, 70216H-10/12/16 (T_A = -40 to +85 °C, V_{DD} = 5 V ±10%) (2/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-10 μPD70216H-10		μPD70208H-12 μPD70216H-12		μPD70208H-16 μPD70216H-16		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
CLKOUT↑ → ASTB↓ delay time	③4 tDKSTL		45		35		30	ns
ASTB high-level width	③5 tSTST	t _{KKL} -10		t _{KKL} -10		t _{KKL} -10		ns
ASTB↓ → address hold time	③6 tHSTA	t _{KKH} -20		t _{KKH} -10		t _{KKH} -10		ns
CLKOUT → control 1 ^{Note 1} delay time	③7 tDKCT1	5	60	5	50	5	40	ns
CLKOUT → control 2 ^{Note 2} delay time	③8 tDKCT2	5	55	5	45	5	35	ns
Address float → RD↓ delay time	③9 tDAFRL	0		0		0		ns
CLKOUT↓ → RD↓ delay time	④0 tDKRL	5	65	5	50	5	40	ns
CLKOUT↓ → RD↑ delay time	④1 tDKRH	5	60	5	45	5	35	ns
RD↑ → address delay time	④2 tDRHA	t _{CYK} -40		t _{CYK} -20		t _{CYK} -10		ns
RD low-level width	④3 t _{RR}	2t _{CYK} -40		2t _{CYK} -20		2t _{CYK} -20		ns
BUFEN↑ → BUF _R /W delay time (read cycle)	④4 tDBECT	t _{KKL} -20		t _{KKL} -10		t _{KKL} -10		ns
CLKOUT↓ → data output delay time	④5 tDKD	5	55	5	40	5	30	ns
CLKOUT↓ → data float delay time	④6 tFKD	5	55	5	40	5	30	ns
WR low-level width	④7 t _{WW}	2t _{CYK} -40		2t _{CYK} -20		2t _{CYK} -20		ns
WR↑ → BUFEN↑ or BUF _R /W↓ (write cycle)	④8 tDWCT	t _{KKL} -20		t _{KKL} -10		t _{KKL} -10		ns
CLKOUT↑ → BS↓ delay time	④9 tDKBL	5	55	5	40	5	30	ns
CLKOUT↓ → BS↑ delay time	⑤0 tDKBH	5	55	5	40	5	30	ns
HLD _{RQ} setup time (vs. CLKOUT↓)	⑤1 tSHQK	15		10		7		ns
CLKOUT↓ → HLD _{AK} delay time	⑤2 tDKHA	5	60	5	50	5	40	ns
CLKOUT↑ → DMA _{AK} delay time	⑤3 tDKHDA	5	55	5	45	5	35	ns
CLKOUT↓ → DMA _{AK} delay time (cascade mode)	⑤4 tDKLDA	5	80	5	70	5	55	ns
WR low-level width (DMA cycle)	DMA expansion write	⑤5 t _{WW1}	2t _{CYK} -40		2t _{CYK} -20		2t _{CYK} -20	ns
	DMA normal write	⑤6 t _{WW2}	t _{CYK} -40		t _{CYK} -20		t _{CYK} -15	ns
RD↓, WR↓ delay time (vs. DMA _{AK} ↓)	⑤7 tDDARW	t _{KKH} -30		t _{KKH} -20		t _{KKH} -15		ns
DMA _{AK} ↑ delay time (vs. RD↑)	⑤8 tDRHDAH	t _{KKL} -30		t _{KKL} -20		t _{KKL} -15		ns
RD↑ delay time (vs. WR↑)	⑤9 tDWHRH	3		3		3		ns
TC output delay time (vs. CLKOUT↑)	⑥0 tDKTCL		55		45		35	ns
TC OFF delay time (vs. CLKOUT↑)	⑥1 tDKTCF		55		45		35	ns
TC low-level width	⑥2 tTCTCL	t _{CYK} -15		t _{CYK} -10		t _{CYK} -10		ns
TC pull-up delay time (vs. CLKOUT↑)	⑥3 tDKTCH		Note 3		Note 4		Note 4	ns
END setup time (vs. CLKOUT↑)	⑥4 tSEDK	30		25		20		ns
END low-level width	⑥5 tEDEDL	80		65		50		ns
DMARQ setup time (vs. CLKOUT↑)	⑥6 tSDOK	30		20		15		ns
INTP _n low-level width	⑥7 tIPIPL	80		80		80		ns
RxD setup time (vs. SCU internal clock↓)	⑥8 tSRX	500		500		500		ns

- Notes**
1. M_{WR} and I_{OWR} signals in DMA cycle
 2. M_{WR} and I_{OWR} signals in BUFEN, BUF_R/W, INTAK, REFRQ and CPU cycles.
 3. t_{KKH}+2t_{CYK} - 10 (Reference value when a 1.1-kΩ pull-up resistor is connected.)
 4. t_{KKH}+2t_{CYK} - 5 (Reference value when a 1.1-kΩ pull-up resistor is connected.)

(1) μ PD70208H, 70216H-10/12/16 ($T_A = -40$ to $+85$ °C, $V_{DD} = 5\text{ V} \pm 10\%$) (3/3)Output Pin Load Capacitance: $C_L = 100\text{ pF}$

Parameter	Symbol	μ PD70208H-10 μ PD70216H-10		μ PD70208H-12 μ PD70216H-12		μ PD70208H-16 μ PD70216H-16		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
RxD hold time (vs. SCU internal clock $\downarrow$)	(69) t_{HRX}	500		500		500		ns
CLKOUT $\downarrow$ $\rightarrow$ SRDY delay time	(70) t_{DKSR}		100		100		100	ns
TOUT1 $\downarrow$ $\rightarrow$ TxD delay time	(71) t_{DTX}		200		200		200	ns
TCTL2 setup time (vs. CLKOUT $\downarrow$)	(72) t_{SGK}	40		40		40		ns
TCTL2 setup time (vs. TCLK $\uparrow$)	(73) t_{SGTK}	40		40		40		ns
TCTL2 hold time (vs. CLKOUT $\downarrow$)	(74) t_{HKG}	80		80		80		ns
TCTL2 hold time (vs. TCLK $\uparrow$)	(75) t_{HTKG}	40		40		40		ns
TCTL2 high-level width	(76) t_{GGH}	40		40		40		ns
TCTL2 low-level width	(77) t_{GGL}	40		40		40		ns
TOUT output delay time (vs. CLKOUT $\downarrow$)	(78) t_{DKTO}		150		150		150	ns
TOUT output delay time (vs. TCLK $\downarrow$)	(79) t_{DTKTO}		100		100		100	ns
TOUT output delay time (vs. TCTL2 $\downarrow$)	(80) t_{DGTO}		90		90		90	ns
TCLK rise time	(81) t_{TKR}		25		25		25	ns
TCLK fall time	(82) t_{TKF}		25		25		25	ns
TCLK high-level width	(83) t_{TKTKH}	45		40		30		ns
TCLK low-level width	(84) t_{TKTKL}	45		40		30		ns
TCLK cycle	(85) t_{CYTK}	100	DC	80	DC	62.5	DC	ns
Access interval ^{Note 1}	(86) t_{AI}	$2t_{CYK}-40$		$2t_{CYK}-25$		$2t_{CYK}-20$		ns
REFRQ $\uparrow$ delay time (vs. MRD $\uparrow$) ^{Note 2}	(87) t_{DQHRH} $t_{KKL}-30$			$t_{KKL}-15$		$t_{KKL}-10$		ns
RESET pulse width ^{Note 3}	(88) t_{WRESL}	$4t_{CYK}$		$4t_{CYK}$		$4t_{CYK}$		ns

Notes 1. Specification to guarantee read/write recovery time for I/O device.2. Specification to guarantee that REFRQ $\uparrow$ is always later than MRD $\uparrow$.

Only guaranteed when the EREF bit of the SCTL register is 0.

3. The oscillation stabilization time must be added when the power-ON reset or STOP mode has been released. Because the oscillation stabilization time varies depending on the characteristics of the oscillator and oscillation circuit used, evaluate the oscillation stabilization time with the oscillator and oscillation circuit actually used.

(2) μPD70208H, 70216H-20 (T_A = -40 to +85 °C, V_{DD} = 5 V ±5%) (1/3)

★

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-20 μPD70216H-20		Unit
		MIN.	MAX.	
External clock input cycle	① t _{cyx}	25	DC	ns
External clock input high-level width (V _{KH} =3.0 V)	② t _{xxH}	10		ns
External clock input low-level width (V _{KL} =1.5 V)	③ t _{xxL}	10		ns
External clock input rise time (1.5→3.0 V)	④ t _{xR}		5	ns
External clock input fall time (3.0→1.5 V)	⑤ t _{xF}		5	ns
Clock output cycle	⑥ t _{cyk}	50	DC	ns
Clock output high-level width (V _{OH} =3.0 V)	⑦ t _{kkH}	0.5t _{cyk} -5		ns
Clock output low-level width (V _{OL} =1.5 V)	⑧ t _{kkL}	0.5t _{cyk} -5		ns
Clock output rise time (1.5→3.0 V)	⑨ t _{kR}		5	ns
Clock output fall time (3.0→1.5 V)	⑩ t _{kF}		5	ns
CLKOUT delay time (vs. external clock)	⑪ t _{dxk}		20	ns
Input rise time (except external clock) (0.8→2.2 V)	⑫ t _{iR}		15	ns
Input fall time (except external clock) (2.2→0.8 V)	⑬ t _{iF}		10	ns
Output rise time (except CLKOUT) (0.8→2.2 V)	⑭ t _{oR}		10	ns
Output fall time (except CLKOUT) (2.2→0.8 V)	⑮ t _{oF}		10	ns
RESET setup time (vs. CLKOUT↓) ^{Note}	⑯ t _{sRESK}	20		ns
RESET hold time (vs. CLKOUT↓) ^{Note}	⑰ t _{hKRES}	10		ns
RESOUT output delay time (vs. CLKOUT↓)	⑱ t _{oKRES}	5	25	ns
READY inactive setup time (vs. CLKOUT↑)	⑲ t _{sRYLK}	7		ns
READY inactive hold time (vs. CLKOUT↑)	⑳ t _{hKRYL}	10		ns
READY active setup time (vs. CLKOUT↑)	㉑ t _{sRYHK}	7		ns
READY active hold time (vs. CLKOUT↑)	㉒ t _{hKRYH}	10		ns
NMI setup time (vs. CLKOUT↑)	㉓ t _{sNMIK}	10		ns
POLL setup time (vs. CLKOUT↑)	㉔ t _{sPOLK}	20		ns
Data setup time (vs. CLKOUT↓)	㉕ t _{sDK}	7		ns
Data hold time (vs. CLKOUT↓)	㉖ t _{hKD}	5		ns
CLKOUT → address delay time	㉗ t _{oKA}	5	25	ns
CLKOUT → address hold time	㉘ t _{hKA}	10		ns
CLKOUT ↓ → PS delay time	㉙ t _{oKP}	5	30	ns
CLKOUT ↓ → PS float delay time	㉚ t _{oFP}	5	30	ns
Address setup time (vs. ASTB↓)	㉛ t _{sAST}	t _{KKL} -10		ns
CLKOUT ↓ → address float delay time	㉜ t _{oFA}	t _{hKA}	25	ns
CLKOUT ↓ → ASTB ↑ delay time	㉝ t _{oKSTH}		20	ns
CLKOUT ↑ → ASTB ↓ delay time	㉞ t _{oKSTL}		20	ns
ASTB high-level width	㉟ t _{tST}	t _{KKL} -10		ns

Note When reset with the minimum pulse width or when guaranteeing the RESOUT output timing.

★ (2) μPD70208H, 70216H-20 (T_A = -40 to +85 °C, V_{DD} = 5 V ±5%) (2/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-20 μPD70216H-20		Unit
		MIN.	MAX.	
ASTB ↓ → address hold time	(36) tHSTA	t _{KKH} -10		ns
CLKOUT → control 1 ^{Note 1} delay time	(37) tDKCT1	5	25	ns
CLKOUT → control 2 ^{Note 2} delay time	(38) tDKCT2	5	30	ns
Address float → $\overline{RD}$ ↓ delay time	(39) tDAFRL	0		ns
CLKOUT ↓ → $\overline{RD}$ ↓ delay time	(40) tDKRL	5	25	ns
CLKOUT ↓ → $\overline{RD}$ ↑ delay time	(41) tDKRH	5	28	ns
$\overline{RD}$ ↑ → address delay time	(42) tDRHA	t _{cyk} -5		ns
$\overline{RD}$ low-level width	(43) tRR	2t _{cyk} -15		ns
$\overline{BUFEN}$ ↑ → $\overline{BUF\overline{R}/W}$ delay time (read cycle)	(44) tDBECT	t _{KKL} -10		ns
CLKOUT ↓ → data output delay time	(45) tDKD	5	25	ns
CLKOUT ↓ → data float delay time	(46) tFKD	5	25	ns
$\overline{WR}$ low-level width	(47) tWW	2t _{cyk} -15		ns
$\overline{WR}$ ↑ → $\overline{BUFEN}$ ↑ or $\overline{BUF\overline{R}/W}$ ↓ (write cycle)	(48) tDWCT	t _{KKL} -10		ns
CLKOUT ↑ → BS ↓ delay time	(49) tDKBL	5	30	ns
CLKOUT ↓ → BS ↑ delay time	(50) tDKBH	5	25	ns
HLD $\overline{RQ}$ setup time (vs. CLKOUT ↓)	(51) tSHQK	7		ns
CLKOUT ↓ → HLD $\overline{AK}$ delay time	(52) tDKHA	5	25	ns
CLKOUT ↑ → $\overline{DMAAK}$ delay time	(53) tDKHDA	5	25	ns
CLKOUT ↓ → $\overline{DMAAK}$ delay time (cascade mode)	(54) tDKLDA	5	45	ns
$\overline{WR}$ low-level width (DMA cycle)	DMA expansion write	(55) tWW1	2t _{cyk} -15	ns
	DMA normal write	(56) tWW2	t _{cyk} -15	ns
$\overline{RD}$ ↓, $\overline{WR}$ ↓ delay time (vs. $\overline{DMAAK}$ ↓)	(57) tDARW	t _{KKH} -10		ns
$\overline{DMAAK}$ ↑ delay time (vs. $\overline{RD}$ ↑)	(58) tDRHDAH	t _{KKL} -10		ns
$\overline{RD}$ ↑ delay time (vs. $\overline{WR}$ ↑)	(59) tDWRH	3		ns
$\overline{TC}$ output delay time (vs. CLKOUT ↑)	(60) tDKTCL		25	ns
$\overline{TC}$ OFF delay time (vs. CLKOUT ↑)	(61) tDKTCF		25	ns
$\overline{TC}$ low-level width	(62) tTCTCL	t _{cyk} -10		ns
$\overline{TC}$ pull-up delay time (vs. CLKOUT ↑)	(63) tDKTCH		Note 3	ns
$\overline{END}$ setup time (vs. CLKOUT ↑)	(64) tSEDK	20		ns
$\overline{END}$ low-level width	(65) tEDEDL	40		ns
$\overline{DMARQ}$ setup time (vs. CLKOUT ↑)	(66) tSDQK	10		ns
INTP _n low-level width	(67) tIPIPL	60		ns
RxD setup time (vs. SCU internal clock ↓)	(68) tSRX	500		ns
RxD hold time (vs. SCU internal clock ↓)	(69) tHRX	500		ns
CLKOUT ↓ → $\overline{SRDY}$ delay time	(70) tDKSR		100	ns

- Notes**
1. $\overline{MWR}$ and $\overline{IOWR}$ signals in $\overline{DMA}$ cycle
 2. $\overline{MWR}$ and $\overline{IOWR}$ signals in $\overline{BUFEN}$, $\overline{BUF\overline{R}/W}$, $\overline{INTAK}$, $\overline{REFRQ}$, and CPU cycles
 3. t_{KKH} + 2t_{cyk} = 5 (reference value when a 1.1-kΩ pull-up resistor is connected)

(2) μ PD70208H, 70216H-20 ($T_A = -40$ to $+85$ °C, $V_{DD} = 5$ V $\pm 5\%$) (3/3)

★

Output Pin Load Capacitance: $C_L = 100$ pF

Parameter	Symbol	μ PD70208H-20 μ PD70216H-20		Unit
		MIN.	MAX.	
TOUT1 $\downarrow \rightarrow$ TxD delay time	⑦① tDTX		200	ns
TCTL2 setup time (vs. CLKOUT $\downarrow$)	⑦② tSGK	40		ns
TCTL2 setup time (vs. TCLK $\uparrow$)	⑦③ tSGTK	40		ns
TCTL2 hold time (vs. CLKOUT $\downarrow$)	⑦④ tHKG	80		ns
TCTL2 hold time (vs. TCLK $\uparrow$)	⑦⑤ tHTKG	40		ns
TCTL2 high-level width	⑦⑥ tGGH	40		ns
TCTL2 low-level width	⑦⑦ tGGL	40		ns
TOUT output delay time (vs. CLKOUT $\downarrow$)	⑦⑧ tDKTO		150	ns
TOUT output delay time (vs. TCLK $\downarrow$)	⑦⑨ tDTKTO		100	ns
TOUT output delay time (vs. TCTL2 $\downarrow$)	⑧⑩ tDGT0		90	ns
TCLK rise time	⑧① tTKR		25	ns
TCLK fall time	⑧② tTKF		25	ns
TCLK high-level width	⑧③ tTKTH	23		ns
TCLK low-level width	⑧④ tTKTL	23		ns
TCLK cycle	⑧⑤ tCYTK	50	DC	ns
Access interval ^{Note 1}	⑧⑥ tAI	2tCYK-15		ns
REFRQ $\uparrow$ delay time (vs. MRD $\uparrow$) ^{Note 2}	⑧⑦ tDQHRH	tKKL-10		ns
RESET pulse width ^{Note 3}	⑧⑧ tWRESL	4tCYK		ns


Notes 1. This rating is to guarantee the read/write recovery time for the I/O device.2. This rating is to guarantee that $\overline{\text{REFRQ}} \uparrow$ is always behind $\overline{\text{MRD}} \uparrow$, and guaranteed only when the EREF bit of the STCL register is 0.

3. The oscillation stabilization time must be added when the power-ON reset or STOP mode has been released. Because the oscillation stabilization time varies depending on the characteristics of the oscillator and oscillation circuit used, evaluate the oscillation stabilization time with the oscillator and oscillation circuit actually used.

★ **RECOMMENDED OSCILLATION CIRCUIT**

The clock input circuits (1) and (2) shown below are recommended.


- (1) **Ceramic resonator connection** ($T_A = -40$ to $+85$ °C, $V_{DD} = 5\text{ V} \pm 10\%$ (μPD70208H, 70216H-10/12/16), $V_{DD} = 5\text{ V} \pm 5\%$ (μPD70208H, 70216H-20))




Manufacturer	Frequency (f _{xx}) [MHz]	Product Name	Recommended Constant	
			C1 [pF]	C2 [pF]
Murata Mfg. Co., Ltd.	40	CSA40.00MXZ040	3	3
	32	CSA32.00MXZ040	5	5
	25	CSA25.00MXZ040	5	5
	20	CSA20.00MXZ040	10	10
TDK Corporation	32	FCR32.0M2G	5	5
	25	FCR25.0M2G	5	5
	20	FCR20.0M2G	10	10

- Cautions**
1. The oscillation circuit should be as close as possible to the X1 and X2 pins.
 2. No other signal lines should pass through the shaded area.
 3. For matching between V40HL, V50HL and resonator, the efficient evaluation should be carried out.

(2) **External clock input**



or



Caution The high-speed CMOS inverter should be as close as possible to the X1 and X2 pins.

16.2 AT 3 V OPERATION

OPERATING RANGE

★

	E, P, X, M masks	Others
μPD70208H, 70216H-10/12/16	$V_{DD} = 3\text{ V} \pm 10\%$	
μPD70208H, 70216H-20	—	$V_{DD} = 3\text{ V} \pm 10\%$

ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	Rating	Unit
Supply voltage	V_{DD}		-0.5 to +7.0	V
Input voltage	V_I	$V_{DD} = 3\text{ V} \pm 10\%$	-0.5 to $V_{DD}+0.3$	V
Clock input voltage	V_K		-0.5 to $V_{DD}+1.0$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.3$	V
Operating ambient temperature	T_A		-40 to +85	$^{\circ}\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^{\circ}\text{C}$

- Cautions**
1. Do not directly connect the output pins of two or more IC products and do not directly connect the output pins to V_{DD} or V_{CC} and GND. However, open-drain pins or open-collector pins may be connected directly. Moreover, an external circuit whose timing is designed to avoid output collision can be connected to pins that go into a high-impedance state.
 2. If even one of the above parameters exceeds the absolute maximum rating even momentarily, the quality of the program may be degraded. Absolute maximum ratings, therefore, are the values exceeding which the product may be physically damaged. Use the program keeping all the parameters within these rated values.
- The standards and conditions shown in DC and AC Characteristics below specify the range within which the normal operation of the product is guaranteed.

DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 3 V ±10%)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	V _{IH}	Except $\overline{\text{RESET}}$	0.7 V _{DD}		V _{DD} +0.3	V
		$\overline{\text{RESET}}$	0.8 V _{DD}		V _{DD} +0.3	
Input voltage low	V _{IL}	Except $\overline{\text{RESET}}$	-0.5		0.2 V _{DD}	V
		$\overline{\text{RESET}}$				
Clock input voltage high	V _{KH}		0.8 V _{DD}		V _{DD} +0.5	V
Clock input voltage low	V _{KL}		-0.5		0.2 V _{DD}	V
Output voltage high	V _{OH}	I _{OH} = -2.5 mA	0.7 V _{DD}			V
		I _{OH} = -100 μA	V _{DD} - 0.4			
Output voltage low	V _{OL}	Except $\overline{\text{END/TC}}$: I _{OL} = 2.5 mA			0.4	V
		$\overline{\text{END/TC}}$: I _{OL} = 5.0 mA				
Input leak current high	I _{LIH}	V _I = V _{DD}			10	μA
Input leak current low	I _{LIL}	V _I = 0 V : Except INTP			-10	μA
INTP input current low	I _{L IPL}	V _I = 0 V : INTP input			-300	μA
Output leak current high	I _{LOH}	V _O = V _{DD}			10	μA
Output leak current low	I _{LOL}	V _O = 0 V			-10	μA
Latch leak current high	I _{LLH}	V _I = 3.0 V	-50		-300	μA
Latch leak current low	I _{LLL}	V _I = 0.8 V	50		300	μA
Latch inversion current (L → H)	I _{L LH}				400	μA
Latch inversion current (H → L)	I _{L LL}				-400	μA
Supply current ^{Note}	I _{DD}	E, P, X, M masks	On Operation	3.0 f _x	5.5 f _x	mA
			On standby (HALT)	0.9 f _x	1.5 f _x	
			On standby (STOP)		30	μA
		Others	On Operation	2.5 f _x	4.0 f _x	mA
			On standby (HALT)	0.9 f _x	1.5 f _x	
			On standby (STOP)		30	μA

Note The unit of constan values 0.9, 1.5, 2.5, 3.0, 4.0 and 5.5 is mA/MHz.

★ CAPACITANCE (T_A = 25°C, V_{DD} = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _i	f _c = 1 MHz			10	pF
Input/output capacitance	C _{IO}	0 V other than test pin.			15	pF

AC CHARACTERISTICS

(1) μPD70208H, 70216H-10/12/16 (T_A = -40 to +85 °C, V_{DD} = 3 V ±10%) (1/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-10 μPD70216H-10		μPD70208H-12 μPD70216H-12		μPD70208H-16 μPD70216H-16		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
External clock input cycle	① t _{cyx}	100	DC	83	DC	62.5	DC	ns
External clock input high-level width (V _{KH} =0.8 V _{DD})	② t _{xh}	40		30		20		ns
External clock input low-level width (V _{KL} =0.2 V _{DD})	③ t _{xl}	40		30		20		ns
External clock input rise time (0.2 V _{DD} →0.8 V _{DD})	④ t _{xr}		10		10		10	ns
External clock input fall time (0.8 V _{DD} →0.2 V _{DD})	⑤ t _{xf}		10		10		10	ns
Clock output cycle	⑥ t _{cyk}	200	DC	166	DC	125	DC	ns
Clock output high-level width (V _{OH} =0.7 V _{DD})	⑦ t _{xh}	0.5t _{cyk} -7		0.5t _{cyk} -7		0.5t _{cyk} -7		ns
Clock output low-level width (V _{OL} =0.2 V _{DD})	⑧ t _{kl}	0.5t _{cyk} -7		0.5t _{cyk} -7		0.5t _{cyk} -7		ns
Clock output rise time (0.2 V _{DD} →0.7 V _{DD})	⑨ t _{kr}		7		7		7	ns
Clock output fall time (0.7 V _{DD} →0.2 V _{DD})	⑩ t _{kf}		7		7		7	ns
CLKOUT delay time (vs. external clock)	⑪ t _{dxk}		75		65		55	ns
Input rise time (except external clock) (0.2 V _{DD} →0.7 V _{DD})	⑫ t _{ir}		20		20		20	ns
Input fall time (except external clock) (0.7 V _{DD} →0.2 V _{DD})	⑬ t _{if}		12		12		12	ns
Output rise time (except CLKOUT) (0.2 V _{DD} →0.7 V _{DD})	⑭ t _{or}		20		20		20	ns
Output fall time (except CLKOUT) (0.7 V _{DD} →0.2 V _{DD})	⑮ t _{of}		12		12		12	ns
RESET setup time (vs. CLKOUT↓) ^{Note}	⑯ t _{sresk}	25		25		25		ns
RESET hold time (vs. CLKOUT↓) ^{Note}	⑰ t _{hres}	35		35		35		ns
RESOUT output delay time (vs. CLKOUT↓)	⑱ t _{okres}	5	80	5	70	5	60	ns
READY inactive setup time (vs. CLKOUT↑)	⑲ t _{srylk}	20		20		15		ns
READY inactive hold time (vs. CLKOUT↑)	⑳ t _{hryl}	30		30		25		ns
READY active setup time (vs. CLKOUT↑)	㉑ t _{sryhk}	20		20		15		ns
READY active hold time (vs. CLKOUT↑)	㉒ t _{hryh}	30		30		25		ns
NMI setup time (vs. CLKOUT↑)	㉓ t _{snmik}	15		15		15		ns
POLL setup time (vs. CLKOUT↑)	㉔ t _{spolk}	20		20		20		ns
Data setup time (vs. CLKOUT↓)	㉕ t _{sdk}	20		20		15		ns
Data hold time (vs. CLKOUT↓)	㉖ t _{hkd}	5		5		5		ns
CLKOUT → address delay time	㉗ t _{dka}	5	75	5	65	5	55	ns
CLKOUT → address hold time	㉘ t _{hka}	10		10		10		ns
CLKOUT↓ → PS delay time	㉙ t _{dkp}	5	80	5	70	5	60	ns
CLKOUT↓ → PS float delay time	㉚ t _{fkp}	5	80	5	70	5	60	ns
Address setup time (vs. ASTB↓)	㉛ t _{ast}	t _{kkL} -30		t _{kkL} -30		t _{kkL} -30		ns
CLKOUT↓ → address float delay time	㉜ t _{fka}	5	80	5	70	5	60	ns
CLKOUT↓ → ASTB↑ delay time	㉝ t _{dksth}	5	65	5	55	5	45	ns
CLKOUT↑ → ASTB↓ delay time	㉞ t _{dkstl}	5	70	5	60	5	50	ns
ASTB high-level width	㉟ t _{tst}	t _{kkL} -10		t _{kkL} -10		t _{kkL} -10		ns

Note When reset with the minimum pulse width or when guaranteeing the RESOUT output timing.

(1) μPD70208H, 70216H-10/12/16 (T_A = -40 to +85 °C, V_{DD} = 3 V ±10%) (2/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-10 μPD70216H-10		μPD70208H-12 μPD70216H-12		μPD70208H-16 μPD70216H-16		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
ASTB↓ → address hold time	(36) tHSTA	t _{KKH} -30		t _{KKH} -30		t _{KKH} -20		ns
CLKOUT → control ¹ Note 1 delay time	(37) tDKCT1	5	90	5	80	5	70	ns
CLKOUT → control ² Note 2 delay time	(38) tDKCT2	5	80	5	70	5	60	ns
Address float → RD↓ delay time	(39) tDAFRL	0		0		0		ns
CLKOUT↓ → RD↓ delay time	(40) tDKRL	5	95	5	85	5	75	ns
CLKOUT↓ → RD↑ delay time	(41) tDKRH	5	90	5	80	5	70	ns
RD↑ → address delay time	(42) tDRHA	t _{cyk} -70		t _{cyk} -60		t _{cyk} -50		ns
RD low-level width	(43) t _{RR}	2t _{cyk} -70		2t _{cyk} -60		2t _{cyk} -50		ns
BUFEN↑ → BUF _R /W delay time (read cycle)	(44) tDBECT	t _{KKL} -30		t _{KKL} -30		t _{KKL} -20		ns
CLKOUT↓ → data output delay time	(45) tDKD	5	80	5	70	5	60	ns
CLKOUT↓ → data float delay time	(46) tFKD	5	80	5	70	5	60	ns
WR low-level width	(47) t _{WW}	2t _{cyk} -50		2t _{cyk} -50		2t _{cyk} -40		ns
WR↑ → BUFEN↑ or BUF _R /W↓ (write cycle)	(48) tDWCT	t _{KKL} -30		t _{KKL} -30		t _{KKL} -20		ns
CLKOUT↑ → BS↓ delay time	(49) tDKBL	5	80	5	70	5	60	ns
CLKOUT↓ → BS↑ delay time	(50) tDKBH	5	80	5	70	5	60	ns
HLD _{RQ} setup time (vs. CLKOUT↓)	(51) tSHQK	25		25		20		ns
CLKOUT↓ → HLD _{AK} delay time	(52) tDKHA	5	90	5	80	5	70	ns
CLKOUT↑ → DMA _{AK} delay time	(53) tDKHDA	5	80	5	70	5	60	ns
CLKOUT↓ → DMA _{AK} delay time (cascade mode)	(54) tDKLDA	5	110	5	100	5	90	ns
WR low-level width (DMA cycle)	DMA expansion write (55) t _{WW1}	2t _{cyk} -50		2t _{cyk} -50		2t _{cyk} -40		ns
	DMA normal write (56) t _{WW2}	t _{cyk} -50		t _{cyk} -50		t _{cyk} -40		ns
RD↓ WR↓ delay time (vs. DMA _{AK} ↓)	(57) tDDARW	t _{KKH} -40		t _{KKH} -40		t _{KKH} -30		ns
DMA _{AK} ↑ delay time (vs. RD↑)	(58) tDRHDAH	t _{KKL} -40		t _{KKL} -40		t _{KKL} -30		ns
RD↑ delay time (vs. WR↑)	(59) tDWRH	5		5		5		ns
TC output delay time (vs. CLKOUT↑)	(60) tDKTCL	5	80	5	70	5	60	ns
TC OFF delay time (vs. CLKOUT↑)	(61) tDKTCF	5	80	5	70	5	60	ns
TC low-level width	(62) tTCTCL	t _{cyk} -25		t _{cyk} -25		t _{cyk} -15		ns
TC pull-up delay time (vs. CLKOUT↑)	(63) tDKTCH		Note 3		Note 4		Note 4	ns
END setup time (vs. CLKOUT↑)	(64) tSEDK	45		40		35		ns
END low-level width	(65) tEEDL	140		120		100		ns
DMARQ setup time (vs. CLKOUT↑)	(66) tSDQK	45		40		35		ns
INTP _n low-level width	(67) t _{PIPL}	100		100		100		ns
RxD setup time (vs. SCU internal clock↓)	(68) tSRX	1000		1000		1000		ns
RxD hold time (vs. SCU internal clock↓)	(69) tHRX	1000		1000		1000		ns
CLKOUT↓ → SRDY delay time	(70) tDKSR		150		150		150	ns

Note 1. MWR and IOWR signals in DMA cycle

2. MWR and IOWR signals in BUFEN, BUF_R/W, INTAK, REF_{RQ} and CPU cycles.

3. t_{KKH}+2t_{cyk} - 20 (Reference value when a 1.1-kΩ pull-up resistor is connected)

4. t_{KKH}+2t_{cyk} - 10 (Reference value when a 1.1-kΩ pull-up resistor is connected)

(1) μPD70208H, 70216H-10/12/16 (T_A = -40 to +85 °C, V_{DD} = 3 V ±10%) (3/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-10 μPD70216H-10		μPD70208H-12 μPD70216H-12		μPD70208H-16 μPD70216H-16		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TOUT1↓→TxD delay time	⑦① tDTX		500		500		500	ns
TCTL2 setup time (vs. CLKOUT↓)	⑦② tSGK	50		50		50		ns
TCTL2 setup time (vs. TCLK↑)	⑦③ tSGTK	50		50		50		ns
TCTL2 hold time (vs. CLKOUT↓)	⑦④ tHKG	100		100		100		ns
TCTL2 hold time (vs. TCLK↑)	⑦⑤ tHTKG	50		50		50		ns
TCTL2 high-level width	⑦⑥ tGGH	50		50		50		ns
TCTL2 low-level width	⑦⑦ tGGL	50		50		50		ns
TOUT output delay time (vs. CLKOUT↓)	⑦⑧ tDKTO		200		200		200	ns
TOUT output delay time (vs. TCLK↓)	⑦⑨ tDTKTO		150		150		150	ns
TOUT output delay time (vs. TCTL2↓)	⑧⑩ tDGTO		120		120		120	ns
TCLK rise time	⑧① tTKR		25		25		25	ns
TCLK fall time	⑧② tTKF		25		25		25	ns
TCLK high-level width	⑧③ tTKTH	60		55		50		ns
TCLK low-level width	⑧④ tTKTL	60		55		50		ns
TCLK cycle	⑧⑤ tCYTK	200	DC	166	DC	125	DC	ns
Access interval ^{Note 1}	⑧⑥ tAI	2tCYK-70		2tCYK-60		2tCYK-50		ns
REFRQ↑ delay time (vs. MRD↑) ^{Note 2}	⑧⑦ tDRQHRH	tKKL-50		tKKL-40		tKKL-30		ns
RESET pulse width ^{Note 3}	⑧⑧ tWRESL	4tCYK		4tCYK		4tCYK		ns

Notes 1. Specification to guarantee read/write recovery time for I/O device.

2. Specification to guarantee that $\overline{\text{REFRQ}}\uparrow$ is always later than $\text{MRD}\uparrow$.

Only guaranteed when the EREF bit of the SCTL register is 0.

3. The oscillation stabilization time must be added when the power-ON reset or STOP mode has been released. Because the oscillation stabilization time varies depending on the characteristics of the oscillator and oscillation circuit used, evaluate the oscillation stabilization time with the oscillator and oscillation circuit actually used.

★

★ (2) μPD70208H, 70216H-20 (T_A = -40 to +85 °C, V_{DD} = 3 V ±10%) (1/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol	μPD70208H-20 μPD70216H-20		Unit
		MIN.	MAX.	
External clock input cycle	① t _{cyx}	50	DC	ns
External clock input high-level width (V _{KH} =0.8 V _{DD})	② t _{xxH}	19		ns
External clock input low-level width (V _{KL} =0.2 V _{DD})	③ t _{xxL}	19		ns
External clock input rise time (0.2 V _{DD} →0.8 V _{DD})	④ t _{xR}		5	ns
External clock input fall time (0.8 V _{DD} →0.2 V _{DD})	⑤ t _{xF}		5	ns
Clock output cycle	⑥ t _{cyk}	100	DC	ns
Clock output high-level width (V _{OH} =0.7 V _{DD})	⑦ t _{kKH}	0.5t _{cyk} -7		ns
Clock output low-level width (V _{OL} =0.2 V _{DD})	⑧ t _{kKL}	0.5t _{cyk} -7		ns
Clock output rise time (0.2 V _{DD} →0.7 V _{DD})	⑨ t _{kR}		7	ns
Clock output fall time (0.7 V _{DD} →0.2 V _{DD})	⑩ t _{kF}		7	ns
CLKOUT delay time (vs. external clock)	⑪ t _{DXK}		45	ns
Input rise time (except external clock) (0.2 V _{DD} →0.7 V _{DD})	⑫ t _{iR}		15	ns
Input fall time (except external clock) (0.7 V _{DD} →0.2 V _{DD})	⑬ t _{iF}		10	ns
Output rise time (except CLKOUT) (0.2 V _{DD} →0.7 V _{DD})	⑭ t _{oR}		15	ns
Output fall time (except CLKOUT) (0.7 V _{DD} →0.2 V _{DD})	⑮ t _{oF}		10	ns
RESET setup time (vs. CLKOUT↓) ^{Note}	⑯ t _{SRESK}	25		ns
RESET hold time (vs. CLKOUT↓) ^{Note}	⑰ t _{HKRES}	25		ns
RESOUT output delay time (vs. CLKOUT↓)	⑱ t _{DKRES}	5	50	ns
READY inactive setup time (vs. CLKOUT↑)	⑲ t _{SRYLK}	15		ns
READY inactive hold time (vs. CLKOUT↑)	⑳ t _{HKRYL}	20		ns
READY active setup time (vs. CLKOUT↑)	㉑ t _{SRYHK}	15		ns
READY active hold time (vs. CLKOUT↑)	㉒ t _{HKRYH}	20		ns
NMI setup time (vs. CLKOUT↑)	㉓ t _{SNMIK}	15		ns
POLL setup time (vs. CLKOUT↑)	㉔ t _{SPOLK}	20		ns
Data setup time (vs. CLKOUT↓)	㉕ t _{SDK}	15		ns
Data hold time (vs. CLKOUT↓)	㉖ t _{HKD}	5		ns
CLKOUT → address delay time	㉗ t _{DKA}	5	50	ns
CLKOUT → address hold time	㉘ t _{HKA}	10		ns
CLKOUT ↓ → PS delay time	㉙ t _{DKP}	5	50	ns
CLKOUT ↓ → PS float delay time	㉚ t _{FKP}	5	50	ns
Address setup time (vs. ASTB↓)	㉛ t _{SAST}	t _{kKL} -20		ns
CLKOUT ↓ → address float delay time	㉜ t _{FKA}	t _{HKA}	50	ns
CLKOUT ↓ → ASTB ↑ delay time	㉝ t _{DKSTH}		40	ns
CLKOUT ↑ → ASTB ↓ delay time	㉞ t _{DKSTL}		45	ns
ASTB high-level width	㉟ t _{TST}	t _{kKL} -10		ns

Note When reset with the minimum pulse width or when guaranteeing the RESOUT output timing.

(2) μPD70208H, 70216H-20 (T_A = -40 to +85 °C, V_{DD} = 3 V ±10%) (2/3)

Output Pin Load Capacitance: C_L = 100 pF

★

Parameter	Symbol	μPD70208H-20 μPD70216H-20		Unit
		MIN.	MAX.	
ASTB ↓ → address hold time	(36) t _{HSTA}	t _{KKH} -20		ns
CLKOUT → control 1 ^{Note 1} delay time	(37) t _{DKCT1}	5	60	ns
CLKOUT → control 2 ^{Note 2} delay time	(38) t _{DKCT2}	5	55	ns
Address float → $\overline{RD}$ ↓ delay time	(39) t _{DAFRL}	0		ns
CLKOUT ↓ → $\overline{RD}$ ↓ delay time	(40) t _{DKRL}	5	65	ns
CLKOUT ↓ → $\overline{RD}$ ↑ delay time	(41) t _{DKRH}	5	60	ns
$\overline{RD}$ ↑ → address delay time	(42) t _{DRHA}	t _{CYK} -40		ns
$\overline{RD}$ low-level width	(43) t _{RR}	2t _{CYK} -40		ns
$\overline{BUFEN}$ ↑ → $\overline{BUF\overline{R}/W}$ delay time (read cycle)	(44) t _{DBECT}	t _{KKL} -20		ns
CLKOUT ↓ → data output delay time	(45) t _{DKD}	5	55	ns
CLKOUT ↓ → data float delay time	(46) t _{FKD}	5	55	ns
$\overline{WR}$ low-level width	(47) t _{WW}	2t _{CYK} -40		ns
$\overline{WR}$ ↑ → $\overline{BUFEN}$ ↑ or $\overline{BUF\overline{R}/W}$ ↓ (write cycle)	(48) t _{DWCT}	t _{KKL} -20		ns
CLKOUT ↑ → BS ↓ delay time	(49) t _{DKBL}	5	55	ns
CLKOUT ↓ → BS ↑ delay time	(50) t _{DKBH}	5	55	ns
HLD $\overline{RQ}$ setup time (vs. CLKOUT ↓)	(51) t _{SHQK}	15		ns
CLKOUT ↓ → HLD $\overline{AK}$ delay time	(52) t _{DKHA}	5	60	ns
CLKOUT ↑ → $\overline{DMAAK}$ delay time	(53) t _{DKHDA}	5	55	ns
CLKOUT ↓ → $\overline{DMAAK}$ delay time (cascade mode)	(54) t _{DKLDA}	5	80	ns
$\overline{WR}$ low-level width (DMA cycle)	DMA expansion write	(55) t _{WW1}	2t _{CYK} -40	ns
	DMA normal write	(56) t _{WW2}	t _{CYK} -40	ns
$\overline{RD}$ ↓, $\overline{WR}$ ↓ delay time (vs. $\overline{DMAAK}$ ↓)	(57) t _{DDARW}	t _{KKH} -30		ns
$\overline{DMAAK}$ ↑ delay time (vs. $\overline{RD}$ ↑)	(58) t _{DRHDAH}	t _{KKL} -30		ns
$\overline{RD}$ ↑ delay time (vs. $\overline{WR}$ ↑)	(59) t _{DWHRH}	3		ns
$\overline{TC}$ output delay time (vs. CLKOUT ↑)	(60) t _{DKTCL}		55	ns
$\overline{TC}$ OFF delay time (vs. CLKOUT ↑)	(61) t _{DKTCF}		55	ns
$\overline{TC}$ low-level width	(62) t _{TCTCL}	t _{CYK} -15		ns
$\overline{TC}$ pull-up delay time (vs. CLKOUT ↑)	(63) t _{DKTCH}		Note 3	ns
$\overline{END}$ setup time (vs. CLKOUT ↑)	(64) t _{SEDK}	30		ns
$\overline{END}$ low-level width	(65) t _{EDEDL}	80		ns
$\overline{DMARQ}$ setup time (vs. CLKOUT ↑)	(66) t _{SDQK}	30		ns
INTP _n low-level width	(67) t _{IPIPL}	80		ns
RxD setup time (vs. SCU internal clock ↓)	(68) t _{SRX}	500		ns
RxD hold time (vs. SCU internal clock ↓)	(69) t _{HRX}	500		ns
CLKOUT ↓ → $\overline{SRDY}$ delay time	(70) t _{DKSR}		100	ns

- Notes**
1. $\overline{MWR}$ and $\overline{IOWR}$ signals in DMA cycle
 2. $\overline{MWR}$ and $\overline{IOWR}$ signals in $\overline{BUFEN}$, $\overline{BUF\overline{R}/W}$, $\overline{INTAK}$, $\overline{REFRQ}$, and CPU cycles
 3. t_{KKH} + 2t_{CYK} - 10 (reference value when a 1.1-kΩ pull-up resistor is connected)

★ (2) μPD70208H, 70216H-20 (T_A = -40 to +85 °C, V_{DD} = 3 V ±10%) (3/3)

Output Pin Load Capacitance: C_L = 100 pF

Parameter	Symbol		μPD70208H-20 μPD70216H-20		Unit
			MIN.	MAX.	
TOUT1 ↓ → TxD delay time	⑦1	t _{DTX}		200	ns
TCTL2 setup time (vs. CLKOUT ↓)	⑦2	t _{SGK}	40		ns
TCTL2 setup time (vs. TCLK ↑)	⑦3	t _{SGTK}	40		ns
TCTL2 hold time (vs. CLKOUT ↓)	⑦4	t _{HKG}	80		ns
TCTL2 hold time (vs. TCLK ↑)	⑦5	t _{HTKG}	40		ns
TCTL2 high-level width	⑦6	t _{GGH}	40		ns
TCTL2 low-level width	⑦7	t _{GGL}	40		ns
TOUT output delay time (vs. CLKOUT ↓)	⑦8	t _{DKTO}		150	ns
TOUT output delay time (vs. TCLK ↓)	⑦9	t _{DTKTO}		100	ns
TOUT output delay time (vs. TCTL2 ↓)	⑧0	t _{DGTO}		90	ns
TCLK rise time	⑧1	t _{TKR}		25	ns
TCLK fall time	⑧2	t _{TKF}		25	ns
TCLK high-level width	⑧3	t _{TKTKH}	45		ns
TCLK low-level width	⑧4	t _{TKTKL}	45		ns
TCLK cycle	⑧5	t _{CVTK}	100	DC	ns
Access interval ^{Note 1}	⑧6	t _{AI}	2t _{CVK} -40		ns
REFRQ ↑ delay time (vs. MRD ↑) ^{Note 2}	⑧7	t _{DQHRH}	t _{KKL} -30		ns
RESET pulse width ^{Note 3}	⑧8	t _{WRESL}	4t _{CVK}		ns


- Notes**
1. This rating is to guarantee the read/write recovery time for the I/O device.
 2. This rating is to guarantee that $\overline{\text{REFRQ}} \uparrow$ is always behind $\overline{\text{MRD}} \uparrow$, and is guaranteed only when the EREF bit of the STCL register is 0.
 3. The oscillation stabilization time must be added when the power-ON reset or STOP mode has been released. Because the oscillation stabilization time varies depending on the characteristics of the oscillator and oscillation circuit used, evaluate the oscillation stabilization time with the oscillator and oscillation circuit actually used.

RECOMMENDED OSCILLATION CIRCUIT

★

The clock input circuits (1) and (2) shown below are recommended.

(1) Ceramic resonator connection ($T_A = -40$ to $+85$ °C, $V_{DD} = 3$ V $\pm 10\%$ ^{Note})




Manufacturer	Frequency (f _{xx}) [MHz]	Product Name	Recommended Constant	
			C1 [pF]	C2 [pF]
Murata Mfg. Co., Ltd.	20	CSA20.00MXZ040 ^{Note}	10	10
	16	CSA16.00MXZ040	15	15
		CSA16.00MXW0C3	–	–
	12.5	CSA12.5MTZ	30	30
		CSA12.5MTW	–	–
	10	CSA10.0MTZ	30	30
		CST10.0MXW	–	–
TDK Corporation	20	FCR20.0M2G	10	10
	16	FCR16.0M2G	15	15
	10	FCR10.0MC	–	–


Note Use the CAS20.00MXZ040 within the range of $V_{DD} = 2.9$ to 3.3 V.

- Cautions**
1. The oscillation circuit should be as close as possible to the X1 and X2 pins.
 2. No other signal lines should pass through the shaded area.
 3. V40HL, V50HL and resonator matching requires careful evaluation.

(2) External clock input




or




Caution The high-speed CMOS inverter should be as close as possible to the X1 and X2 pins.


AC Test Input Waveform (Except X1 and X2) (at 5 V operation)




AC Test Output Test Points (at 5 V operation)




★ **AC Test Input Waveform (Except X1 and X2) (at 3 V operation)**



★ **AC Test Output Waveform (at 3 V operation)**




Load Conditions




Caution If the load capacitance exceeds 100 pF due to the configuration of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.


Clock Timing




Reset Timing



Ready Timing (1)




Ready Timing (2)



Note Variation range


Read Timing



Note High-level signal is output in case of internal access.

Remark A dashed line indicates high impedance.


Write Timing



Note High-level signal is output in case of internal access.

Remark A dashed line indicates high impedance.

Status Timing




Notes 1. $\overline{\text{MRD}}$, $\overline{\text{IORD}}$, $\overline{\text{MWR}}$, $\overline{\text{IOWR}}$ (all output)

2. High-level signal is output in case of internal access.

Remark A dashed line indicates high impedance.


Interrupt Acknowledge Timing (V40HL)



- Notes**
1. Slave address in case of interrupt from external μPD71059.
Invalid data in case of interrupt from internal ICU.
 2. Data read as vector address in case of interrupt from external μPD71059.
High impedance in case of interrupt from internal ICU.
 3. Low-level output in case of interrupt from external μPD71059.
High-level output in case of interrupt from internal ICU.

Remark A dashed line indicates high impedance.


Interrupt Acknowledge Timing (V50HL)



- Notes**
1. Slave address in case of interrupt from external μPD71059.
Invalid data in case of interrupt from internal ICU.
 2. Data read as vector address in case of interrupt from external μPD71059.
High impedance in case of interrupt from internal ICU.
 3. Low-level output in case of interrupt from external μPD71059.
High-level output in case of interrupt from internal ICU.

Remark A dashed line indicates high impedance.


HLDRQ/HLDAK Timing (1)



Note A16/PS0 to A19/PS3, $\overline{UBE}$, $\overline{BUFEN}$, $\overline{BUFR/W}$, $\overline{MRD}$, $\overline{IORD}$, $\overline{MWR}$, $\overline{IOWR}$ (all output): V40HL, V50HL
A8-A15 (output): V40HL AD0-AD7 (input/output): V40HL AD0-AD15 (input/output) V50HL

Remark A dashed line indicates high impedance.


HLDRQ/HLDAK Timing (2)




Note A16/PS0 to A19/PS3, $\overline{UBE}$, $\overline{BUFEN}$, $\overline{BUFR/W}$, $\overline{MRD}$, $\overline{IORD}$, $\overline{MWR}$, $\overline{IOWR}$ (all output): V40HL, V50HL
A8-A15 (output): V40HL AD0-AD7 (input/output): V40HL AD0-AD15 (input/output) V50HL

Remark A dashed line indicates high impedance.


POLL, NMI Input Timing




BUSLOCK Output Timing



Access Interval




Refresh Timing (V40HL)




Remark A dashed line indicates high impedance.

Refresh Timing (V50HL)




Remark A dashed line indicates high impedance.

TCU Timing (1)




Note Applies to TOUT2 output.

TCU Timing (2)




Note Applies to TOUT2 output.

SCU Timing




DMAU Timing (1)



Note Low-level signal is output in extended wrote mode.


Remark A dashed line indicates high impedance.

DMAU Timing (2)




DMAU Timing (3) (Cascade Mode)

In Normal Operation:



When Refresh Cycle is Inserted:



ICU Timing

