## PACE1750A SINGLE CHIP, 40MHz, CMOS 16-BIT PROCESSOR

#### **FEATURES**

- Implements the MIL-STD-1750A Instruction Set Architecture
- Single Chip PACE Technology<sup>TM</sup> CMOS 16-Bit Processor with 32 and 48-Bit Floating Point Arithmetic
- DAIS Instruction Mix Execution Performance Including Floating Point Arithmetic
  - 1.3 MIPS at 20 MHz
  - 1.9 MIPS at 30 MHz
  - 2.6 MIPS at 40 MHz
- Integer DAIS Mix Performance 3.9 MIPS at 40 MHz
- Conventional Integer Processing Mix Performance
  - 5.0 MIPS at 40 MHz
- Instruction Execution at 40 MHz over the Military Temperature Range
  - 0.10 μsec Integer Add/Sub
  - 0.57 usec Integer Multiply
  - 0.70 µsec Floating Point Add/Sub
  - 1.07 µsec Floating Point Multiply

- 20, 30 and 40 MHz operation over the Military Temperature Range
- Extensive Error and Fault MAnagement and Interrupt Capability
- 24 User Accessible Registers
- Single 5V ± 10% Power Supply
- Power Dissipation over Military Temperature Range
  - <0.30 watts at 20 MHz
  - <0.35 watts at 30 MHz
  - <0.40 watts at 40 MHz
- TTL Signal Level compatible inputs and outputs
- Multiprocessor and Co-processor capability
- Built-In Function (BIF) for User Defined Instructions
- Two programmable Timers
- Available in:

3-1

- 64-Pin DIP or Gull Wing (50 Mil Pin Centers)
- 68-Pin Pin Grid Array (PGA)
- 68-Lead Quad Pack (Leaded Chip Carrier)

### GENERAL DESCRIPTION

The PACE1750A is a general purpose, single chip, 16-bit CMOS microprocessor designed for high performance floating point and integer arithmetic, with extensive real time environment support. It offers a variety of data types, including bits, bytes, 16-bit and 32-bit integers, and 32-bit and 48-bit floating point numbers. It provides 13 addressing modes, including direct, indirect, indexed, based, based indexed and immediate long and short, and it can access 2 MWords of segmented memory space (64 KWords segments).

The PACE1750A offers a well-rounded instruction set a with 130 instruction types, including a comprehensive integer, floating point, integer-to-floating point and floating point-to-integer set, a variety of stack manipulation instructions, high level language support instructions such as Compare Between Bounds and Loop control instructions. It also offers some unique instructions such as vectored I/O, supports executive and user modes, and provides an escape mechanism which allows user-defined instructions using a coprocessor.

The chip includes 16 general purpose registers, 8 other user-accessible registers, and an array of real time application support resources, such as 2 programmable timers, a complete interrupt controller supporting 16 levels

of prioritized internal and external interrupts, and a faults and exceptions handler controlling internally and externally generated faults.

The microprocessor achieves very high throughput of 2.6 MIPS for a standard real time integer/floating point instruction mix at a 40 MHz clock. It executes integer Add in 0.1 uSec, integer Multiply in 0.575 uSec, Floating Point Add in 0.7 uSec, and Floating Point Multiply in 1.075 uSec, for register operands at a 40 MHz clock speed.

The PACE1750A uses a single multiplexed 16-bit parallel bus. Status signals are provided to determine whether the processor is in the memory or I/O bus cycle, reading and writing, and whether the bus cycle is for data or instructions.

The basic bus cycle is 4 clocks long. The PACE1750A will extend the cycle by insertion of wait states in the address and data phases (in response to RDYA and RDYD signals, respectively) and will hold the machine in Hi-Z if this CPU has not acquired the bus. A typical non-bus cycle is three clocks long. However, variable length cycles are used for such repetitive operations as multiply, divide, scale and normalize, reducing significantly the number of CPU CLOCKS per operation step and resulting in very fast integer and floating point execution times.



### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

Supply Voltage Range	-0.5V to +7.0V
Input Voltage Range	-0.5V to V <sub>CC</sub> + 0.5V
Storage Temperature Range	-65°C to +150°C
Input Current Range	-30mA to +5mA
Voltage applied to Inputs	-0.5V to V <sub>CC</sub> + 0.5V
Current applied to Output <sup>3</sup>	150mA
Maximum Power Dissipation <sup>2</sup>	1.5W
Operating worst case power dissipation (outputs open): Device type 01 Device type 02 Device type 03 Device type 04	0.25W at 15MHz 0.30W at 20MHz 0.35W at 30MHz 0.40W at 40MHz
Lead Temperature Range (soldering 10 seconds)	300°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> ): Cases X and T Cases Y and U Case Z	8°C/W 5°C/W 6°C/W

#### Notes

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2. Must withstand the added power dissipation due to short circuit test e.g., IOS.
- 3. Duration 1 second or less.

### **RECOMMENDED OPERATING** CONDITIONS

Supply Voltage Range	4.5V to +5.5V
Case Operating Temperature Range	-55°C to +125°C

### DC ELECTRICAL SPECIFICATIONS (Over recommended operating conditions)

Symbol	Parameter		Min	Max	Unit	Condit	ions <sup>1</sup>
$V_{lH}$	Input HIGH Level Voltage	<b>!</b>	2.0	V <sub>CC</sub> + 0.5	<b>&gt;</b>		
V <sub>IL</sub>	Input LOW Level Voltage	2	-0.5	0.8	٧		
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	<b>&gt;</b>	V <sub>CC</sub> = 4.5V, I <sub>IN</sub> =	-18mA
V	Output HIGH Lavel Valter		2.4		>	$V_{CC} = 4.5V$ ,	I <sub>OH</sub> = -8.0mA
V <sub>OH</sub>	Output HIGH Level Voltag	Je	V <sub>CC</sub> - 0.2		>	$V_{CC} = 4.5V$ ,	I <sub>OH</sub> = -300μA
V	Output I OW Lovel Voltage			0.5	>	$V_{CC} = 4.5V$ ,	I <sub>OL</sub> = 8.0mA
V <sub>OL</sub>	Output LOW Level Voltag	je		0.2	٧	$V_{CC} = 4.5V$ ,	I <sub>OL</sub> = 300μA
I <sub>IH1</sub>	Input HIGH Level Current, except IB <sub>0</sub> – IB <sub>15</sub> , BUS BUSY, BUS LOCK			10	μА	V <sub>IN</sub> = V <sub>CC</sub> , V <sub>CC</sub> =	5.5V
I <sub>IH2</sub>	Input HIGH Level Current $IB_0 - IB_{15}$ . BUS BUSY, BUS LOCK	,		50	μА	V <sub>IN</sub> = V <sub>CC</sub> , V <sub>CC</sub> =	5.5V
I <sub>IL1</sub>	Input LOW Level Current, except IB <sub>0</sub> – IB <sub>15</sub> , BUS BUSY, BUS LOCK			-10	μΑ	V <sub>IN</sub> = GND, V <sub>CC</sub> =	= 5.5V
I <sub>IL2</sub>	Input LOW Level Current, IB <sub>0</sub> – IB <sub>15</sub> , BUS BUSY, BUS LOCK			-50	μА	V <sub>IN</sub> = GND, V <sub>CC</sub> =	= 5.5V
I <sub>OZH</sub>	Output Three-State Current			50	μА	V <sub>OUT</sub> = 2.4V, V <sub>CC</sub> = 5.5V	
lozL	Output Three-State Curre	ent		-50	μА	V <sub>OUT</sub> = 0.5V, V <sub>CC</sub> = 5.5V	
Iccac	Quiescent Power Supply Current (CMOS Input Levels)			10	mA	V <sub>IN</sub> < 0.2V or < V <sub>IN</sub> f = 0MHz, Outputs V <sub>CC</sub> = 5.5V	
Іссат	Quiescent Power Supply Current (TTL Input Levels)			50	mA	V <sub>IN</sub> < 3.4V, f = 0N Outputs Open, V <sub>CC</sub> = 5.5V	lHz,
		15 MHz		40	mA	$V_{CC} = 0V \text{ to } V_{CC}$	
Icco	Dynamic Power	20 MHz		50	mA	tr = tf = 2.5 ns,	
	Supply Current	30 MHz		60	mA	Outputs Open,	
	40 MHz			70	mA	V <sub>CC</sub> = 5.5V	
los	Output Short Circuit Current <sup>3</sup>		25		mA	V <sub>OUT</sub> = GND, V <sub>CC</sub>	c = 5.5V
CIN	Input Capacitance	·		10	pF		
C <sub>OUT</sub>	Output Capacitance			15	pF		
C <sub>I/O</sub>	Bi-directional Capacitanc	e		15	pF		

#### Notes

3-3 5/5/92

<sup>1. 4.5</sup>V ≤ V<sub>CC</sub> ≤ 5.5V, −55°C ≤ T<sub>C</sub> ≤ +125°C. Unless otherwise specified, testing shall be conducted at worst-case conditions.

<sup>2.</sup>  $V_{IL} = -3.0V$  for pulse widths less than or equal to 20ns.

<sup>3.</sup> Duration of the short should not exceed one second; only one output may be shorted at a time.

## SIGNAL PROPAGATION DELAYS<sup>1, 2</sup>

			MHz	20	MHz	30 MHz		40 MHz		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>C(BR)L</sub>	BUS REQ		45		33		25		22	ns
t <sub>C(BR)H</sub>	BUS REQ		45		33		25		22	ns
t <sub>BGV(C)</sub>	BUS GNT setup	5		5		5		5		ns
t <sub>C(BG)X</sub>	BUS GNT hold	5		5		5		5		ns
t <sub>C(BB)L</sub>	BUS BUSY LOW		35		25		24		20	ns
t <sub>C(BB)H</sub>	BUS BUSY HIGH		35		25		20		15	ns
t <sub>BBV(C)</sub>	BUS BUSY setup	5		5		5		5		ns
t <sub>C(BB)X</sub>	BUS BUSY hold	5		5		5		5		ns
t <sub>C(BL)L</sub>	BUS LOCK LOW		50		30		25		21	ns
tc(BL)H	BUS LOCK HIGH		50_		30		25		17_	ns
tBLV(C)	BUS LOCK setup	5		5		5		5		ns
tc(BL)X (IN)	BUS LOCK hold	5		5		5		5		ns
t <sub>C(ST)V</sub>	M/IO, R/W Status		45		30		25		20	ns
tc(ST)V	AS <sub>0</sub> -AS <sub>3</sub> , AK <sub>0</sub> -AK <sub>3</sub> , D/I Status		40		25		20		20	ns
t <sub>C(ST)X</sub>	AS <sub>0</sub> -AS <sub>3</sub> , AK <sub>0</sub> -AK <sub>3</sub> , D/I Status		0		0		0		0	ns
	,M/ĪŌ, R/Ѿ									
t <sub>C(SA)H</sub>	STRBA HIGH		25		22	<u> </u>	17		16	ns
tc(SA)L	STRBA LOW		25	<u> </u>	22	<u> </u>	17		16	ns
t <sub>SAL(IBA)</sub> x	Address hold from STRBA LOW	5		5		5		5		ns
tRAV(C)	RDYA setup	5		5		5	L	5		ns
tc(RA)X	RDYA hold	5		5		5		5		ns
tc(SDW)L	STRBD LOW write		25		22		17		14_	ns
tc(SD)H	STRBD HIGH		25	<u> </u>	22	<u> </u>	17		14	ns
tc(SDR)L	STRBD LOW read		25		22		17		14	ns
t(SDR)HIBDX	STRBD HIGH	0_	_	0		_0_		0		ns
tsdwh(iBd)x	STRBD HIGH	45		30		25		17		ns
tsDL(SD)H	STRBD write	50		40		36		20		ns
t <sub>RDV(C)</sub>	RDYD setup	5		5	1	5		5		ns
t <sub>C(RD)</sub> x	RDYD hold	5		5		5		5_		ns
t <sub>C(IBA)</sub> v	IB <sub>0</sub> -IB <sub>15</sub>		45		30		25		20	ns
t <sub>FC(IBA)</sub> V	IB <sub>0</sub> -IB <sub>15</sub>	0_		0		0		0		ns
t <sub>IBDRV(C)</sub>	1B <sub>0</sub> -IB <sub>15</sub> setup	5_		5	<u> </u>	_ 5		5		ns
t <sub>C(IBD)</sub> x	IB <sub>0</sub> -IB <sub>15</sub> hold (read)	8		7		6		5		ns
t <sub>C(IBD)X</sub>	Data valid out (write)	0		0		0		0		ns


### SIGNAL PROPAGATION DELAYS<sup>1, 2</sup> (continued)

	15 MHz 20 MHz		ИНz	30 1	VHz	40 I	MHz			
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>FC(IBD)V</sub>	IB <sub>0</sub> -IB <sub>15</sub>		45		30		25		20	ns
t <sub>C(SNW)</sub>	SNEW		45		30		26		22	ns
t <sub>FC(TGO)</sub>	TRIGO RST		45		30		26		22	ns
trstl(DMA ENL)	DMA enable		45		40		35		30	ns
t <sub>C(DME)</sub>	DMA enable		45		40		35		30	ns
t <sub>FC(NPU)</sub>	Normal power up		45		40		35		30	ns
t <sub>C(ER)</sub>	Clock to major error unrecoverable		75		60		50		45	ns
trstl(NPU)	RESET		65		50		40		30	ns
t <sub>REQV(C)</sub>	Console request	0		0	Ĺ	0		0		ns
t <sub>C(REQ)X</sub>	Console request	10		10		10		10		ns
t <sub>FV(BB)H</sub>	Level sensitive faults	5		5		5		5		ns
t <sub>BBH(F)X</sub>	Level sensitive faults	5_		5		5		5		ns
t <sub>IRV(C)</sub>	IOL <sub>1-2</sub> INT setup user interrupt (0-5)	0		0		0		0		ns
t <sub>C(IR)X</sub>	Power down interrupt level sensitive hold	10		10		10		10		ns
t <sub>RSTL</sub> (t <sub>RSTH</sub> )	Reset pulse width	30		25		20		15		ns
t <sub>C(XX)Z</sub>	Clock to three-state		30		22		17		13	ns
t <sub>f(F)</sub> , t <sub>1(1)</sub>	Edge sensitive pulse width	5		5		5		5		ns
t <sub>r</sub> , t <sub>f</sub>	Clock rise and fall		5	_	5		5		5	ns

#### Notes

- 1. 4.5V ≤ V<sub>CC</sub> ≤ 5.5V, −55°C ≤ T<sub>C</sub> ≤ +125°C. Unless otherwise specified, testing shall be conducted at worst-case conditions.
- 2. All timing parameters are composed of Three elements. The first "t" stands for timing. The second represents the "from" signal. The third in parentheses indicates "to" signal. When the CPU clock is one of the signal elements, either the rising edge "C" or the falling edge "FC" is referenced. When other elements are used, an additional suffix indicates the final logic level of the signal. "L" low level, "H" high level, "V" valid, "Z" high impedance, "X" don't care, "LH" low to high, "ZH" high impedance to high, "R" read cycle, and "W" write cycle.


#### MINIMUM WRITE BUS CYCLE TIMING DIAGRAM



#### Note:

All time measurements on active signals relate to the 1.5 volt level.


### MINIMUM READ BUS CYCLE TIMING DIAGRAM



#### Note:

All time measurements on active signals relate to the 1.5 volt level.

### MINIMUM WRITE BUS CYCLE, FOLLOWED BY A NON-BUS CYCLE, TIMING DIAGRAM



#### Note:


All time measurements on active signals relate to the 1.5 volt level.


5/5/92 3-8

### 3


### **TRIGO RST** Discrete Timing

### **DMA EN Discrete Timing**






### **Normal Power Up Discrete Timing**




3-9

### **XIO Operations**

### **SNEW Discrete Timing**






#### Note:


All time measurements on active signals relate to the 1.5 volt level.

### **EXTERNAL FAULTS AND INTERRUPTS TIMING DIAGRAM**

# Edge-sensitive interrupts and faults (SYSFLT<sub>0</sub>, SYSFLT<sub>1</sub>) min. pulse width




#### Level-sensitive interrupts




Note: tC(IR)X max = 35 clocks

#### Level-sensitive faults




#### **CON REQ**



Note: All time measurements on active signals relate to the 1.5 volt level.


### **BUS ACQUISITION**



Note: A CPU contending for the BUS, will assert the BUS REQ line, and will acquire it when BUS GNT is assserted and the BUS is not locked (BUS LOCK is high).

### **SWITCHING TIME TEST CIRCUITS**


### Standard Output (Non-Three-State)



Note: All time measurements on active signals relate to the 1.5 volt level.

Parameter	VO	VMEA
t <sub>PLZ</sub>	≥ 3V	0.5V
t <sub>PHZ</sub>	0V	V <sub>CC</sub> - 0.5V
t <sub>PXL</sub>	V <sub>CC</sub> /2	1.5V
t <sub>PXH</sub>	V <sub>CC</sub> /2	1.5V

### Three-State



### **SIGNAL DESCRIPTIONS**

### **CLOCKS AND EXTERNAL REQUESTS**

Mnemonic	Name	Description
CPU CLK	CPU clock	A single phase input clock signal (0-40 MHz, 40 percent to 60 percent duty cycle).
TIMER CLK	Timer clock	A 100 kHz input that, after synchronization with CPU CLK, provides the clock for timer A and timer B. If timers are used, the CPU CLK signal frequency must be > 300 kHz.
RESET	Reset	An active low input that initializes the device.
CON REQ	Console request	An active low input that initiates console operations after completion of the current instruction.

### INTERRUPT INPUTS

Mnemonic	Name	Description
PWRDN INT	Power down interrupt	An interrupt request input that cannot be masked or disabled. This signal is active on the positive going edge or the high level, according to the interrupt mode bit in the configuration register.
USR <sub>0</sub> INT - USR <sub>5</sub> INT	User interrupt	Interrupt request input signals that are active on the positive going edge or the high level, according to the interrupt mode bit in the configuration register
IOL <sub>1</sub> INT IOL <sub>2</sub> INT	I/O level interrupts	Active high interrupt request inputs that can be used to expand the number of user interrupts.

#### **FAULTS**

Mnemonic	Name	Description
MEM PRT ER	Memory protect error	An active low input generated by the MMU or BPU, or both and sampled by the BUS BUSY signal into the fault register (bit 0 CPU bus cycle, bit 1 if non-CPU bus cycle).
MEM PAR ER	Memory parity error	An active low input sampled by the $\overline{\text{BUS BUSY}}$ signal into bit 2 of the fault register.
EXT ADR ER	External address	An active low input sampled by the BUS BUSY signal into error the fault register (bit 5 or 8), depending on the cycle (memory or I/O).
SYSFLT <sub>0</sub> SYSFLT <sub>1</sub>	System fault <sub>0</sub> , System fault <sub>1</sub> ,	Asynchronous, positive edge-sensitive inputs that set bit 7 (SYSFLT <sub>0</sub> ) or bits 13 and 15 (SYSFLT <sub>1</sub> ) in the fault register.

### **ERROR CONTROL**

Mnemonic	Name	Description
UNRCV ER	Unrecoverable error	An active high output that indicates the occurrence of an error classified as unrecoverable.
MAJ ER	Major error	An active high output that indicates the occurrence of an error classified as major.

### SIGNAL DESCRIPTIONS (Continued)

### **BUS CONTROL**

Mnemonic	Name	Description
D/Ĭ	Data or instruction	An output signal that indicates whether the current bus cycle access is for Data (high) or Instruction (low). It is three-state during bus cycles not assigned to this CPU. This line can be used as an additional memory address bit for systems that require separate data and program memory.
R/W	Read or write	An output signal that indicates direction of data flow with respect to the current bus master. A high indicates a read or input operation and a low indicates a write or output operation. The signal is three-state during bus cycles not assigned to this CPU.
M/ĪŌ	Memory or I/O	An output signal that indicates whether the current bus cycle is memory (high) or I/O (low). This signal is three-state during bus cycles not assigned to this CPU.
STRBA	Address strobe	An active high output that can be used to externally latch the memory or I/O address at the high-to-low transition of the strobe. The signal is three-state during bus cycles not assigned to this CPU.
RDYA	Address ready	An active high input that can be used to extend the address phase of a bus cycle. When RDYA is not active wait states are inserted by the device to accommodate slower memory or I/O devices.
STRBD	Data strobe	An active low output that can be used to strobe data in memory and XIO cycles. This signal is three-state during bus cycles not assigned to this CPU.
RDYD	Data ready	An active high input that extends the data phase of a bus cycle. When RDYD is not active, wait states are inserted by the device to accommodate slower memory or I/O devices.

#### **INFORMATION BUS**

Mnemonic	Name	Description
IB <sub>0</sub> - IB <sub>15</sub>	Information bus	A bidirectional time-multiplexed address/data bus that is three-state during bus cycles not assigned to this CPU. IB0 is the most significant bit.

### STATUS BUS

Mnemonic	Inemonic Name Description	
AK <sub>0</sub> - AK <sub>3</sub>	Access key	Outputs used to match the access lock in the MMU for memory accesses (a mismatch will cause the MMU to pull the MEM PRT ER signal low), and also indicates processor state (PS). Privileged instructions can be executed with PS = 0 only. These signals are three-state during bus cycles not assigned to this CPU.
AS <sub>0</sub> - AS <sub>3</sub>	Address state	Outputs that select the page register group in the MMU. It is three-state during bus cycles not assigned to this CPU. [These outputs together with D/l can be used to expand the device direct addressing space to 4 MBytes, in a nonprotected mode (no MMU)]. However, using this addressing mode may produce situations not specified in MIL-STD-1750.

### SIGNAL DESCRIPTIONS (Continued)


### **BUS ARBITRATION**

Mnemonic	Name	Description
BUS REQ	Bus request	An active low output that indicates the CPU requires the bus. It becomes inactive when the CPU has acquired the bus and started the bus cycle.
BUS GNT	Bus grant	An active low input from an external arbiter that indicates the CPU currently has the highest priority bus request. If the bus is not used and not locked, the CPU may begin a bus cycle, commencing with the next CPU clock. A high level will hold the CPU in Hi-Z state (Bz), three-stating the IB bus status lines (D/Ī, R/W, M/IO), strobes (STRBA, STRBD), and all the other lines that go three-state when this CPU does not have the bus.
BUS BUSY	Bus busy	An active low, bidirectional signal used to establish the beginning and end of a bus cycle. The trailing edge (low-to-high transition) is used for sampling bits into the fault register. It is three-state in bus cycles not assigned to this CPU. However, the CPU monitors the BUS BUSY line for latching non-CPU bus cycle faults into the fault register.
BUSLOCK	Bus lock	An active low, bi-directional signal used to lock the bus for successive bus cycles. During non-locked bus cycles, the BUS LOCK signal mimics the BUS BUSY signal. It is three-state during bus cycles not assigned to this CPU. The following instructions will lock the bus: INCM, DECM, SB, RB, TSB, SRM, STUB and STLB.

#### **DISCRETE CONTROL**

Mnemonic	Name	Description
DMA EN	Direct memory Access enable	An active high output that indicates the DMA is enabled. It is disabled when the CPU is initialized (reset) and can be enabled or disabled under program control (I/O commands DMAE, DMAD).
NML PWRUP	Normal power up	An active high output that is set when the CPU has successfully completed the built-in self test in the initialization sequence. It can be reset by the I/O command RNS.
SNEW	Start new	An active high output that indicates a new instruction is about to start executing in the next cycle.
TRIGO RST	Trigger-go reset	An active low discrete output. This signal can be pulsed low under program control I/O address 400B (Hex) and is automatically pulsed during processor initialization.


### **TERMINAL CONNECTIONS**



Pin	Pin name	Pin	Pin name	Pin	Pin name	Pin	Pin name
B1   B2   C1   C2   D1   D2   E1   E2   F1   F2   G1   G2   H1   H2   J1   J2   K1	V.C. IB14 IB14 IB15 IB9 IB6 IB5 IB4 IB15 IB16 IB16 IB16 IB16 IB16 IB16 IB16 IB16	12 K2 L4 K4 L5 K5 L6 K6 L7 K7 L8 K8 L9 K9 L10	GND UNRCV ER TIMER CLK NML PWRUP RESET TRIGO RST DMA EN CON REQ VC SNEW BUS LOCK BUS GNT BUS BUSY M/IO D/I R/W	K11 K10 J11 J10 H11 H10 G11 [G10 F11 [E10 [D11] [D10 [C11] [C10 [B11]	ROYD ROYA BUS REQ STRBD STRBD STRBA CCPU CLK AKO AKO AKO AKO AKO AKO AKO AKO AKO AK	B10 A9 B9 A8 B8 A7 B7 A6 B6	GND  IOL_INT  USR_INT  USR_INT  USR_INT  USR_INT  USR_INT  USR_INT  USR_INT  SYSFLIT  EXT ADR ER  MEM PAR ER  MEM PAR ER  IB15

### **TERMINAL CONNECTIONS**

Cases U and Y




5/5/92 3-16

### 3

#### **TERMINAL CONNECTIONS**


Cases X and T



Note: For 15 and 20MHz processors, pins 19 and 46 are not connected

Standardized Military Drawing PIN	Vendor CAGE Number	Vendor similar PIN <sup>1</sup>		
5962-8766501TX	75569	P1750A-15GMB		
5962-8766501UX	75569	P1750A-15QLMB		
5962-8766501XX	75569	P1750A-15CMB		
5962-8766501YX	75569	P1750A-15QGMB		
5962-8766501ZX	75569	P1750A-15PGMB		
5962-8766502TX	75569	P1750A-20GMB		
5962-8766502UX	75569	P1750A-20QLMB		
5962-8766502XX	75569	P1750A-20CMB		
5962-8766502YX	75569	P1750A-20QGMB		
5962-8766502ZX	75569	P1750A-20PGMB		
5962-8766503TX	75569	P1750A-30GMB		
5962-8766503UX	75569	P1750A-30QLMB		
5962-8766503XX	75569	P1750A-30CMB		
5962-8766503YX	75569	P1750A-30QGMB		
5962-8766503ZX	75569	P1750A-30PGMB		
5962-8766504TX	75569	P1750A-40GMB		
5962-8766504UX	75569	P1750A-40QLMB		
5962-8766504XX	75569	P1750A-40CMB		
5962-8766504YX	75569	P1750A-40QGMB		
5962-8766504ZX	75569	P1750A-40PGMB		

#### **ORDERING INFORMATION**



5/5/92 3-18