

M464S0424DT1

PC100 SODIMM

M464S0424DT1 SDRAM SODIMM

4Mx64 SDRAM SODIMM based on 4Mx16, 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD

GENERAL DESCRIPTION

The Samsung M464S0424DT1 is a 4M bit x 64 Synchronous Dynamic RAM high density memory module. The Samsung M464S0424DT1 consists of four CMOS 4M x 16 bit with 4banks Synchronous DRAMs in TSOP-II 400mil package and a 2K EEPROM in 8-pin TSSOP package on a 144-pin glass-epoxy substrate. Three 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The M464S0424DT1 is a Small Outline Dual In-line Memory Module and is intended for mounting into 144-pin edge connector sockets.

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

- Performance range

Part No.	Max Freq. (Speed)
M464S0424DT1-L1H/C1H	100MHz (10ns @ CL=2)
M464S0424DT1-L1L/C1L	100MHz (10ns @ CL=3)

- Burst mode operation
- Auto & self refresh capability (4096 Cycles/64ms)
- LVTTL compatible inputs and outputs
- Single 3.3V ± 0.3V power supply
- MRS cycle with address key programs
Latency (Access from column address)
Burst length (1, 2, 4, 8 & Full page)
Data scramble (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Serial presence detect with EEPROM
- PCB : Height (1,000mil) , double sided component

PIN CONFIGURATIONS (Front side/back side)

Voltage Key							
1 Vss	2 Vss	51 DQ14	52 DQ46	95 DQ21	96 DQ53		
3 DQ0	4 DQ32	53 DQ15	54 DQ47	97 DQ22	98 DQ54		
5 DQ1	6 DQ33	55 Vss	56 Vss	99 DQ23	100 DQ55		
7 DQ2	8 DQ34	57 NC	58 NC	101 Vdd	102 VDD		
9 DQ3	10 DQ35	59 NC	60 NC	103 A6	104 A7		
11 VDD	12 VDD			105 A8	106 BA0		
13 DQ4	14 DQ36			107 Vss	108 Vss		
15 DQ5	16 DQ37			109 A9	110 BA1		
17 DQ6	18 DQ38	61 CLK0	62 CKE0	111 A10/AP	112 A11		
19 DQ7	20 DQ39	63 VDD	64 VDD	113 Vdd	114 VDD		
21 Vss	22 Vss	65 RAS	66 CAS	115 DQM2	116 DQM6		
23 DQM0	24 DQM4	67 WE	68 *CKE1	117 DQM3	118 DQM7		
25 DQM1	26 DQM5	69 CS0	70 *A12	119 Vss	120 Vss		
27 VDD	28 VDD	71 *CS1	72 *A13	121 DQ24	122 DQ56		
29 A0	30 A3	73 DU	74 *CLK1	123 DQ25	124 DQ57		
31 A1	32 A4	75 VSS	76 VSS	125 DQ26	126 DQ58		
33 A2	34 A5	77 NC	78 NC	127 DQ27	128 DQ59		
35 Vss	36 Vss	79 NC	80 NC	129 Vdd	130 VDD		
37 DQ8	38 DQ40	81 VDD	82 VDD	131 DQ28	132 DQ60		
39 DQ9	40 DQ41	83 DQ16	84 DQ48	133 DQ29	134 DQ61		
41 DQ10	42 DQ42	85 DQ17	86 DQ49	135 DQ30	136 DQ62		
43 DQ11	44 DQ43	87 DQ18	88 DQ50	137 DQ31	138 DQ63		
45 VDD	46 VDD	89 DQ19	90 DQ51	139 Vss	140 Vss		
47 DQ12	48 DQ44	91 Vss	92 Vss	141 **SDA	142 **SCL		
49 DQ13	50 DQ45	93 DQ20	94 DQ52	143 VDD	144 VDD		

PIN NAMES

Pin Name	Function
A0 ~ A11	Address input (Multiplexed)
BA0 ~ BA1	Select bank
DQ0 ~ DQ63	Data input/output
CLK0	Clock input
CKE0	Clock enable input
CS0	Chip select input
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
DQM0 ~ 7	DQM
VDD	Power supply (3.3V)
Vss	Ground
SDA	Serial data I/O
SCL	Serial clock
DU	Don't use
NC	No connection

* These pins are not used in this module.


** These pins should be NC in the system which does not support SPD.

SAMSUNG ELECTRONICS CO., Ltd. reserves the right to change products and specifications without notice.

PIN CONFIGURATION DESCRIPTION


Pin	Name	Input Function
CLK	<i>System clock</i>	Active on the positive going edge to sample all inputs.
<u>CS</u>	<i>Chip select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	<i>Clock enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A11	<i>Address</i>	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA7
BA0 ~ BA1	<i>Bank select address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	<i>Row address strobe</i>	Latches row addresses on the positive going edge of the CLK with <u>RAS</u> low. Enables row access & precharge.
<u>CAS</u>	<i>Column address strobe</i>	Latches column addresses on the positive going edge of the CLK with <u>CAS</u> low. Enables column access.
<u>WE</u>	<i>Write enable</i>	Enables write operation and <u>row precharge</u> . Latches data in starting from CAS, <u>WE</u> active.
DQM0 ~ 7	<i>Data input/output mask</i>	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
DQ0 ~ 63	<i>Data input/output</i>	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	<i>Power supply/ground</i>	Power and ground for the input buffers and the core logic.

FUNCTIONAL BLOCK DIAGRAM



A0 ~ A11, BA0 & 1 → SDRAM U0 ~ U3
 RAS → SDRAM U0 ~ U3
 CAS → SDRAM U0 ~ U3
 WE → SDRAM U0 ~ U3
 CKE0 → SDRAM U0 ~ U3
 DQn → Every DQ pin of SDRAM
 10Ω
 VDD → Three 0.1uF X7R 0603 Capacitors per each SDRAM
 Vss → To all SDRAMs

Note : Use a zero ohm jumper to isolate A12 from the SDRAM pins in non-256Mbit designs.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-1.0 ~ 4.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	Pd	4	W
Short circuit current	Ios	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD	3.0	3.3	3.6	V	
Input high voltage	VIH	2.0	3.0	VDDQ+0.3	V	1
Input low voltage	VIL	-0.3	0	0.8	V	2
Output high voltage	VOH	2.4	-	-	V	IOH = -2mA
Output low voltage	VOL	-	-	0.4	V	IOL = 2mA
Input leakage current	ILI	-10	-	10	uA	3

Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input $0V \leq V_{IN} \leq V_{DDQ}$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE ($V_{DD} = 3.3V$, $TA = 23^{\circ}\text{C}$, $f = 1\text{MHz}$, $V_{REF} = 1.4V \pm 200\text{ mV}$)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A11, BA0 ~ BA1)	CIN1	15	25	pF
Input capacitance (RAS, CAS, WE)	CIN2	15	25	pF
Input capacitance (CKE0)	CIN3	15	25	pF
Input capacitance (CLK0)	CIN4	15	21	pF
Input capacitance (CS0)	CIN5	15	25	pF
Input capacitance (DQM0 ~ DQM7)	CIN6	10	12	pF
Data input/output capacitance (DQ0 ~ DQ63)	COUT	10	12	pF

M464S0424DT1

PC100 SODIMM

DC CHARACTERISTICS


(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	Version		Unit	Note
			-1H	-1L		
Operating current (One bank active)	Icc1	Burst length = 1 tRC ≥ tRC(min) Io = 0 mA	400		mA	1
Precharge standby current in power-down mode	Icc2P	CKE ≤ VIL(max), tcc = 10ns	4		mA	
	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞	4			
Precharge standby current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	60		mA	
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	24			
Active standby current in power-down mode	Icc3P	CKE ≤ VIL(max), tcc = 10ns	12		mA	
	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	12			
Active standby current in non power-down mode (One bank active)	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	100		mA	
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	60		mA	
Operating current (Burst mode)	Icc4	Io = 0 mA Page burst 4Banks activated tCCD = 2CLKs	440		mA	1
Refresh current	Icc5	tRC ≥ tRC(min)	500		mA	2
Self refresh current	Icc6	CKE ≤ 0.2V	C	4	mA	
			L	1.6	mA	


- Notes :**
1. Measured with outputs open.
 2. Refresh period is 64ms.
 3. Unless otherwise noted, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ)

AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$, $T_A = 0$ to $70^\circ C$)

Parameter	Value	Unit
AC input levels (V_{ih}/V_{il})	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	$t_{rf}/t_f = 1/1$	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version		Unit	Note
		-1H	-1L		
Row active to row active delay	$t_{RRD}(\text{min})$	20	20	ns	1
RAS to CAS delay	$t_{RCD}(\text{min})$	20	20	ns	1
Row precharge time	$t_{RP}(\text{min})$	20	20	ns	1
Row active time	$t_{RAS}(\text{min})$	50	50	ns	1
	$t_{RAS}(\text{max})$	100		us	
Row cycle time	$t_{RC}(\text{min})$	70	70	ns	1
Last data in to row precharge	$t_{RD}(\text{min})$	2		CLK	2,5
Last data in to Active delay	$t_{DAL}(\text{min})$	2 CLK + 20 ns		-	5
Last data in to new col. address delay	$t_{CDL}(\text{min})$	1		CLK	2
Last data in to burst stop	$t_{BBL}(\text{min})$	1		CLK	2
Col. address to col. address delay	$t_{CCD}(\text{min})$	1		CLK	3
Number of valid output data	CAS latency=3	2		ea	4
	CAS latency=2	1			

- Notes :**
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
 2. Minimum delay is required to complete write.
 3. All parts allow every cycle column address change.
 4. In case of row precharge interrupt, auto precharge and read burst stop.
 5. For -1H/ 1L, $t_{RD}=1\text{CLK}$ and $t_{DAL}=1\text{CLK}+20\text{ns}$ is also supported.

SAMSUNG recommends $t_{RD}=2\text{CLK}$ and $t_{DAL}=2\text{CLK} + 20\text{ns}$.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

REFER TO THE INDIVIDUAL COMPONENT, NOT THE WHOLE MODULE.

Parameter		Symbol	-1H		-1L		Unit	Note
			Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	10	1000	10	1000	ns	1
	CAS latency=2		10		12			
CLK to valid output delay	CAS latency=3	tsAC		6		6	ns	1,2
	CAS latency=2			6		7		
Output data hold time	CAS latency=3	toH	3		3		ns	2
	CAS latency=2		3		3			
CLK high pulse width		tCH	3		3		ns	3
CLK low pulse width		tCL	3		3		ns	3
Input setup time		tSS	2		2		ns	3
Input hold time		tSH	1		1		ns	3
CLK to output in Low-Z		tsLZ	1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		6		6	ns	
	CAS latency=2			6		7		

Notes : 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, $(tr/2-0.5)$ ns should be added to the parameter.

3. Assumed input rise and fall time ($tr & tf$) = 1ns.

If $tr & tf$ is longer than 1ns, transient time compensation should be considered,

i.e., $[(tr + tf)/2-1]$ ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note		
Register	Mode register set	H	X	L	L	L	L	X	OP code		1,2			
Refresh	Auto refresh		H	H	L	L	L	H	X	X		3		
	Self refresh			L						X		3		
	Exit	L	H	L	H	H	H	X	X		3			
				H	X	X	X		X		3			
Bank active & row addr.			H	X	L	L	H	H	X	V	Row address			
Read & column address		Auto precharge disable		H	X	L	H	L	H	X	V	L	Column address (A0 ~ A7)	4
		Auto precharge enable										H		4,5
Write & column address		Auto precharge disable		H	X	L	H	L	L	X	V	L	Column address (A0 ~ A7)	4
		Auto precharge enable										H		4,5
Burst stop			H	X	L	H	H	L	X	X		6		
Precharge		Bank selection		H	X	L	L	H	L	X	V	L	X	
		All banks									X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X					
				L	V	V	V		X					
Precharge power down mode	Entry	H	L	H	X	X	X	X	X					
				L	H	H	H		X					
	Exit	L	H	X	X	X	X	X						
				H	X	X	X	X						
DQM			H	X				V	X		7			
No operation command			H	X	H	X	X	X	X	X				
			L		H	H	H	H		X				

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes : 1. OP Code : Operand code

A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 clock cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1 : Bank select addresses.

If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.

If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6. Burst stop command is valid at every burst length.





7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

M464S0424DT1


PC100 SODIMM

PACKAGE DIMENSIONS

Units : Inches (Millimeters)



Detail Z



Detail Y

Tolerances : ± 0.006 (.15) unless otherwise specified

The used device is 4Mx16 SDRAM, TSOP
SDRAM Part No. : K4S641632D