

# CAT1021, CAT1022, CAT1023

Supervisory Circuits with I<sup>2</sup>C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer



#### **FEATURES**

- Precision power supply voltage monitor
  - 5V, 3.3V and 3V systems
  - Five threshold voltage options
- Watchdog timer
- Active high or low reset
  - Valid reset guaranteed at V<sub>cc</sub> = 1 V
- 400kHz I2C bus
- 2.7V to 5.5V operation
- Low power CMOS technology
- 16-Byte page write buffer

- Built-in inadvertent write protection
  - WP pin (CAT1021)
- 1,000,000 Program/Erase cycles
- Manual reset input
- 100 year data retention
- 8-pin DIP, SOIC, TSSOP, MSOP or TDFN (3 x 3 mm foot-print) packages TDFN max height is 0.8mm
- Industrial and extended temperature ranges

#### **DESCRIPTION**

The CAT1021, CAT1022 and CAT1023 are complete memory and supervisory solutions for microcontroller-based systems. A 2k-bit serial EEPROM memory and a system power supervisor with brown-out protection are integrated together in low power CMOS technology. Memory interface is via a 400kHz I<sup>2</sup>C bus.

The CAT1021 and CAT1023 provide a precision  $V_{CC}$  sense circuit and two open drain outputs: one (RESET) drives high and the other (RESET) drives low whenever  $V_{CC}$  falls below the reset threshold voltage. The CAT1022 has only a RESET output and does not have a Write Protect input. The CAT1021 also has a Write Protect input (WP). Write operations are disabled if WP is connected to a logic high.


All supervisors have a 1.6 second watchdog timer circuit that resets a system to a known state if software or a hardware glitch halts or "hangs" the system. For the CAT1021 and CAT1022, the watchdog timer monitors the SDA signal. The CAT1023 has a separate watchdog timer interrupt input pin, WDI.

The power supply monitor and reset circuit protect memory and system controllers during power up/down and against brownout conditions. Five reset threshold voltages support 5V, 3.3V and 3V systems. If power supply voltages are out of tolerance reset signals become active, preventing the system microcontroller, ASIC or peripherals from operating. Reset signals become inactive typically 200 ms after the supply voltage exceeds the reset threshold level. With both active high and low reset signals, interface to microcontrollers and other ICs is simple. In addition, the  $\overline{\text{RESET}}$  pin or a separate input,  $\overline{\text{MR}}$ , can be used as an input for push-button manual reset capability.

The on-chip, 2k-bit EEPROM memory features a 16-byte page. In addition, hardware data protection is provided by a  $V_{CC}$  sense circuit that prevents writes to memory whenever  $V_{CC}$  falls below the reset threshold or until  $V_{CC}$  reaches the reset threshold during power up.

Available packages include an 8-pin DIP and surface mount 8-pin SO, 8-pin TSSOP, 8-pin TDFN and 8-pin MSOP packages. The TDFN package thickness is 0.8mm maximum. TDFN footprint options are 3x3mm.

#### **BLOCK DIAGRAM**



## **Threshold Voltage Options**


	Minimum Threshold	
-45	4.50	4.75
-42	4.25	4.50
-30	3.00	3.15
-28	2.85	3.00
-25	2.55	2.70

#### **PIN CONFIGURATION**


DIP Package (P, L) SOIC Package (S, V) TSSOP Package (U, Y) MSOP Package (R, Z)

® √cc

 $\overline{MR}$  1



(Bottom View)
TDFN Package: 3mm x 3mm
0.8mm maximum height - (RD4, ZD4)



#### PIN DESCRIPTION

# RESET/RESET: RESET OUTPUTS (RESET CAT1021/23 Only)

These are open drain pins and RESET can be used as a manual reset trigger input. By forcing a reset condition on the pin the device will initiate and maintain a reset condition. The RESET pin must be connected through a pull-down resistor, and the RESET pin must be connected through a pull-up resistor.

#### SDA: SERIAL DATA ADDRESS

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs.

SCL: SERIAL CLOCK

Serial clock input.

#### MR: MANUAL RESET INPUT

Manual Reset input is a debounced input that can be connected to an external source for Manual Reset. Pulling the MR input low will generate a Reset condition. Reset outputs are active while  $\overline{\text{MR}}$  input is low and for the reset timeout period after  $\overline{\text{MR}}$  returns to high. The input has an internal pull up resistor.

WP (CAT1021 Only): WRITE PROTECT INPUT When WP input is tied to  $V_{\rm SS}$  or left unconnected write operations to the entire array are allowed. When tied to  $V_{\rm CC}$ , the entire array is protected. This input has an internal pull down resistor.

WDI (CAT1023 Only): WATCHDOG TIMER INTERRUPT Watchdog Timer Interrupt Input is used to reset the watchdog timer. If a transition from high to low or low to high does not occur every 1.6 seconds, the RESET outputs will be driven active.

#### **PIN FUNCTIONS**

Pin Name	Function
NC	No Connect
RESET	Active Low Reset Input/Output
V <sub>SS</sub>	Ground
SDA	Serial Data/Address
SCL	Clock Input
RESET	Active High Reset Output (CAT1021/23)
Vcc	Power Supply
WP	Write Protect (CAT1021 only)
MR	Manual Reset Input
WDI	Watchdog Timer Interrupt (CAT1023)

#### **OPERATING TEMPERATURE RANGE**

Industrial	-40°C to 85°C
Extended	-40°C to 125°C

#### **CAT102X FAMILY OVERVIEW**

Device	Manual Reset Input Pin	Watchdog	Watchdog Monitor Pin	Write Protection Pin	Independent Auxiliary Voltage Sense	RESET: Active High and LOW	EEPROM
CAT1021	•	•	SDA	•		•	2k
CAT1022	•	•	SDA				2k
CAT1023	•	•	WDI			•	2k
CAT1024	•						2k
CAT1025	•			•		•	2k
CAT1026					•	•	2k
CAT1027		•	WDI		•		2k

For supervisory circuits with embedded 16k EEPROM, please refer to the CAT1161, CAT1162 and CAT1163 data sheets.

3

#### ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any Pin with Respect to Ground <sup>(1)</sup> $-2.0$ V to $V_{CC}$ + $2.0$ V
$V_{CC}$ with Respect to Ground –2.0V to 7.0 V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C) 1.0 W
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current <sup>(2)</sup> 100 mA

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### Note:

- The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to
  - -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.

#### DC OPERATING CHARACTERISTICS

V<sub>CC</sub> = 2.7V to 5.5V and over the recommended temperature conditions unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
I	Input Leakage Current	V <sub>IN</sub> = GND to Vcc	-2		10	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>IN</sub> = GND to Vcc	-10		10	μΑ
I <sub>CC1</sub>	Power Supply Current (Write)	$f_{SCL} = 400 \text{ kHz}$ $V_{CC} = 5.5 \text{V}$			3	mA
I <sub>CC2</sub>	Power Supply Current (Read)	$f_{SCL} = 400 \text{ kHz}$ $V_{CC} = 5.5 \text{ V}$			1	mA
I <sub>SB</sub>	Standby Current	Vcc = 5.5 V, $V_{IN} = GND \text{ or } Vcc$			60	μΑ
V <sub>IL</sub> <sup>(1)</sup>	Input Low Voltage		-0.5		0.3 x Vcc	V
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage		0.7 x Vcc		Vcc + 0.5	V
V <sub>OL</sub>	Output Low Voltage (SDA, RESET)	$I_{OL} = 3 \text{ mA}$ $V_{CC} = 2.7 \text{ V}$			0.4	V
V <sub>OH</sub>	Output High Voltage (RESET)	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 2.7 \text{ V}$	Vcc - 0.75			V
		CAT102x-45 (V <sub>CC</sub> = 5.0 V)	4.50		4.75	
		CAT102x-42 (V <sub>cc</sub> = 5.0 V)	4.25		4.50	
V <sub>TH</sub>	Reset Threshold	CAT102x-30 (V <sub>CC</sub> = 3.3 V)	3.00		3.15	V
		CAT102x-28 (V <sub>cc</sub> = 3.3 V)	2.85		3.00	
		CAT102x-25 (V <sub>CC</sub> = 3.0 V)	2.55		2.70	
V <sub>RVALID</sub>	Reset Output Valid V <sub>cc</sub> Voltage		1.00			V
V <sub>RT</sub> <sup>(2)</sup>	Reset Threshold Hysteresis		15			mV

#### Notes:

- 1. V<sub>II</sub> min and V<sub>IH</sub> max are reference values only and are not tested.
- 2. This parameter is tested initially and after a design or process change that affects the parameter. Not 100% tested.

#### **CAPACITANCE**

 $T_A = 25^{\circ}C$ , f = 1.0 MHz,  $V_{CC} = 5V$ 

Symbol	Test	Test Conditions	Max	Units
Cour <sup>(1)</sup>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF

#### **AC CHARACTERISTICS**

V<sub>CC</sub> = 2.7 V to 5.5 V and over the recommended temperature conditions, unless otherwise specified.

## Memory Read & Write Cycle<sup>(2)</sup>

Symbol	Parameter	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency		400	kHz
t <sub>SP</sub>	Input Filter Spike Suppression (SDA, SCL)		100	ns
t <sub>LOW</sub>	Clock Low Period	1.3		μs
t <sub>HIGH</sub>	Clock High Period	0.6		μs
t <sub>R</sub> <sup>(1)</sup>	SDA and SCL Rise Time		300	ns
t <sub>F</sub> <sup>(1)</sup>	SDA and SCL Fall Time		300	ns
t <sub>HD;STA</sub>	Start Condition Hold Time	0.6		μs
t <sub>su;sta</sub>	Start Condition Setup Time (for a Repeated Start)	0.6		μs
t <sub>HD;DAT</sub>	Data Input Hold Time	0		ns
t <sub>SU;DAT</sub>	Data Input Setup Time	100		ns
t <sub>su;sto</sub>	Stop Condition Setup Time	0.6		μs
t <sub>AA</sub>	SCL Low to Data Out Valid		900	ns
t <sub>DH</sub>	Data Out Hold Time	50		ns
t <sub>BUF</sub> <sup>(1)</sup>	Time the Bus must be Free Before a New Transmission Can Start	1.3		μs
t <sub>wc</sub> <sup>(3)</sup>	Write Cycle Time (Byte or Page)		5	ms

#### Notes:

- 1. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- 2. Test Conditions according to "AC Test Conditions" table.
- 3. The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.

5

#### RESET CIRCUIT AC CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t <sub>PURST</sub>	Reset Timeout	Note 2	130	200	270	ms
t <sub>RPD</sub>	V <sub>TH</sub> to RESET Output Delay	Note 3			5	μs
t <sub>GLITCH</sub>	V <sub>cc</sub> Glitch Reject Pulse Width	Note 4, 5			30	ns
MR Glitch	Manual Reset Glitch Immunity	Note 1			100	ns
t <sub>MRW</sub>	MR Pulse Width	Note 1	5			μs
t <sub>MRD</sub>	MR Input to RESET Output Delay	Note 1			1	μs
t <sub>wD</sub>	Watchdog Timeout	Note 1	1.0	1.6	2.3	sec

#### POWER-UP TIMING<sup>5,6</sup>

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t <sub>PUR</sub>	Power-Up to Read Operation				270	ms
t <sub>PUW</sub>	Power-Up to Write Operation				270	ms

#### **AC TEST CONDITIONS**

Parameter	Test Conditions
Input Pulse Voltages	0.2 $V_{cc}$ to 0.8 $V_{cc}$
Input Rise and Fall times	10 ns
Input Reference Voltages	$0.3~\mathrm{V_{cc}}$ , $0.7~\mathrm{V_{cc}}$
Output Reference Voltages	0.5 V <sub>cc</sub>
Output Load	Current Source: $I_{OL} = 3 \text{ mA}$ ; $C_{L} = 100 \text{ pF}$

#### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Reference Test Method	Min	Max	Units
N <sub>END</sub> <sup>(5)</sup>	Endurance	MIL-STD-883, Test Method 1033	1,000,000		Cycles/Byte
T <sub>DR</sub> <sup>(5)</sup>	Data Retention	MIL-STD-883, Test Method 1008	100		Years
V <sub>ZAP</sub> <sup>(5)</sup>	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000		Volts
I <sub>LTH</sub> <sup>(5)(7)</sup>	Latch-Up	JEDEC Standard 17	100		mA

#### Notes:

- Test Conditions according to "AC Test Conditions" table.
   Power-up, Input Reference Voltage V<sub>CC</sub> = V<sub>TH</sub>, Reset Output Reference Voltage and Load according to "AC Test Conditions" Table
- 3. Power-Down, Input Reference Voltage V<sub>CC</sub> = V<sub>TH</sub>, Reset Output Reference Voltage and Load according to "AC Test Conditions" Table
- 4.  $V_{CC}$  Glitch Reference Voltage =  $V_{THmin}$ ; Based on characterization data
- 5. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- 6.  $t_{PUR}$  and  $t_{PUW}$  are the delays required from the time  $V_{CC}$  is stable until the specified memory operation can be initiated.
- 7. Latch-up protection is provided for stresses up to 100 mA on input and output pins from -1 V to V<sub>CC</sub> + 1 V.

#### **DEVICE OPERATION**

#### **Reset Controller Description**

The CAT1021/22/23 precision RESET controllers ensure correct system operation during brownout and power up/down conditions. They are configured with open drain RESET outputs.

During power-up, the RESET outputs remain active until  $V_{CC}$  reaches the  $V_{TH}$  threshold and will continue driving the outputs for approximately 200ms (tpurst) after reaching  $V_{TH}$ . After the tpurst timeout interval, the device will cease to drive the reset outputs. At this point the reset outputs will be pulled up or down by their respective pull up/down resistors.

During power-down, the RESET outputs will be active when  $V_{CC}$  falls below  $V_{TH}$ . The RESET output will be valid so long as  $V_{CC}$  is >1.0V ( $V_{RVALID}$ ). The device is designed to ignore the fast negative going  $V_{CC}$  transient pulses (glitches).

Reset output timing is shown in Figure 1.

#### **Manual Reset Operation**

The RESET pin can operate as reset output and manual reset input. The input is edge triggered; that is, the RESET input will initiate a reset timeout after detecting a high to low transition.

When RESET I/O is driven to the active state, the 200 msec timer will begin to time the reset interval. If external reset is shorter than 200 ms, Reset outputs will remain active at least 200 ms.

The CAT1021/22/23 also have a separate manual reset input. Driving the  $\overline{MR}$  input low by connecting a pushbutton (normally open) from  $\overline{MR}$  pin to GND will generate a reset condition. The input has an internal pull up resistor.

Reset remains asserted while  $\overline{MR}$  is low and for the Reset Timeout period after  $\overline{MR}$  input has gone high.

Glitches shorter than 100 ns on  $\overline{MR}$  input will not generate a reset pulse. No external debouncing circuits are required. Manual reset operation using  $\overline{MR}$  input is shown in Figure 2.

#### **Hardware Data Protection**

The CAT1021/22/23 supervisors have been designed to solve many of the data corruption issues that have long been associated with serial EEPROMs. Data corruption occurs when incorrect data is stored in a memory location which is assumed to hold correct data.

Whenever the device is in a Reset condition, the

embedded EEPROM is disabled for all operations, including write operations. If the Reset output(s) are active, in progress communications to the EEPROM are aborted and no new communications are allowed. In this condition an internal write cycle to the memory can not be started, but an in progress internal non-volatile memory write cycle can not be aborted. An internal write cycle initiated before the Reset condition can be successfully finished if there is enough time (5ms) before VCC reaches the minimum value of 2V.

In addition, the CAT1021 includes a Write Protection Input which when tied to  $\rm V_{\rm CC}$  will disable any write operations to the device.

#### **Watchdog Timer**

The Watchdog Timer provides an independent protection for microcontrollers. During a system failure, CAT1021/22/23 devices will provide a reset signal after a time-out interval of 1.6 seconds for a lack of activity. The CAT1023 is designed with the Watchdog timer feature on the WDI pin. The CAT1021 and CAT1022 monitor the SDA line. If WDI or SDA does not toggle within a 1.6 second interval, the reset condition will be generated on the reset outputs. The watchdog timer is cleared by any transition on a monitored line.

As long as reset signal is asserted, the watchdog timer will not count and will stay cleared.





Figure 2. MR Operation and Timing



#### **EMBEDDED EEPROM OPERATION**

The CAT1021/22/23 feature a 2kbit embedded serial EEPROM that supports the I<sup>2</sup>C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

#### I<sup>2</sup>C Bus Protocol

The features of the I<sup>2</sup>C bus protocol are defined as follows:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

#### START Condition

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of

SDA when SCL is HIGH. The CAT1021/22/23 monitor the SDA and SCL lines and will not respond until this condition is met.

#### STOP Condition

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

#### **DEVICE ADDRESSING**

The Master begins a transmission by sending a START condition. The Master sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are programmable in metal and the default is 1010.

The last bit of the slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected.

After the Master sends a START condition and the slave address byte, the CAT1021/22/23 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT1021/22/23 then perform a Read or Write operation depending on the  $R/\overline{W}$  bit.

Figure 3. Bus Timing





Figure 4. Write Cycle Timing



9

#### **ACKNOWLEDGE**

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.

All devices respond with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When a device begins a READ mode it transmits 8 bits of data, releases the SDA line and monitors the line for an acknowledge. Once it receives this acknowledge, the device will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

#### WRITE OPERATIONS

#### **Byte Write**

In the Byte Write mode, the Master device sends the START condition and the slave address information (with the  $R/\overline{W}$  bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends a 8-bit address that is to be written into the address pointers of the device. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the addressed memory location. The device acknowledges once more and the Master generates the STOP condition. At this time, the device begins an internal programming cycle to non-volatile memory. While the cycle is in progress, the device will not respond to any request from the Master device.

Figure 5. Start/Stop Timing




Figure 6. Acknowledge Timing





Figure 7. Slave Address Bits



#### Page Write

The CAT1021/22/23 writes up to 16 bytes of data in a single write cycle, using the Page Write operation. The page write operation is initiated in the same manner as the byte write operation, however instead of terminating after the initial byte is transmitted, the Master is allowed to send up to 15 additional bytes. After each byte has been transmitted, the CAT1021/22/23 will respond with an acknowledge and internally increment the lower order address bits by one. The high order bits remain unchanged.

If the Master transmits more than 16 bytes before sending the STOP condition, the address counter 'wraps around,' and previously transmitted data will be overwritten.

When all 16 bytes are received, and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the CAT1021/22/23 in a single write cycle.

Figure 8. Byte Write Timing





Figure 9. Page Write Timing



#### **Acknowledge Polling**

Disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write opration, the CAT1021/22/23 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the device is still busy with the write operation, no ACK will be returned. If a write operation has completed, an ACK will be returned and the host can then proceed with the next read or write operation.

### WRITE PROTECTION PIN (WP)


The Write Protection feature (CAT1021 only) allows the user to protect against inadvertent memory array programming. If the WP pin is tied to V<sub>CC</sub>, the entire

memory array is protected and becomes read only. The CAT1021 will accept both slave and byte addresses, but the memory location accessed is protected from programming by the device's failure to send an acknowledge after the first byte of data is received.

#### **Read Operations**

The READ operation for the CAT1021/22/23 is initiated in the same manner as the write operation with one exception, the  $R/\overline{W}$  bit is set to one. Three different READ operations are possible: Immediate/Current Address READ, Selective/Random READ and Sequential READ.

Figure 10. Immediate Address Read Timing



#### Immediate/Current Address Read

The CAT1021/22/23 address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access data from address N + 1. For N = E = 255, the counter will wrap around to zero and continue to clock out valid data. After the CAT1021/22/23 receives its slave address information (with the  $R/\overline{W}$  bit set to one), it issues an acknowledge, then transmits the 8-bit byte requested. The master device does not send an acknowledge, but will generate a STOP condition.

#### Selective/Random Read

Selective/Random READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte addresses of the location it wishes to read. After the CAT1021/22/23 acknowledges, the Master device sends the START condition and the slave address again, this time with the R/W bit set to one. The CAT1021/22/23 then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.

#### Sequential Read

The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT1021/22/23 sends the inital 8-bit byte requested, the Master will responds with an acknowledge which tells the device it requires more data. The CAT1021/22/23 will continue to output an 8-bit byte for each acknowledge, thus sending the STOP condition.

The data being transmitted from the CAT1021/22/23 is sent sequentially with the data from address N followed by data from address N + 1. The READ operation address counter increments all of the CAT1021/22/23 address bits so that the entire memory array can be read during one operation.

Figure 11. Selective Read Timing






Figure 12. Sequential Read Timing



# PACKAGE OUTLINES 8-LEAD 300 MIL WIDE PLASTIC DIP (P, L)





Dimension D				
Pkg	Min	Max		
8L	0.355 (9.02)	0.400 (10.16)		


#### Notes:

- 1. Complies with JEDEC Publication 95 MS001 dimensions; however, some of the dimensions may be more stringent.
- 2. All linear dimensions are in inches and parenthetically in millimeters.

# 8-LEAD 150 MIL WIDE SOIC (J, W)









Dimension D				
Pkg	Min	Max		
8L	0.1890(4.80)	0.1968(5.00)		


#### Notes


- 1. Complies with JEDEC publication 95 MS-012 dimensions; however, some dimensions may be more stringent.
- 2. All linear dimensions are in inches and parenthetically in millimeters.
- 3. Lead coplanarity is 0.004" (0.102mm) maximum.


# 8-LEAD TSSOP (U, Y)














SECTION A-A

SYMBOL	DIMENSION IN MM		DIMENSION IN INCH			
	MIN.	NOM	MAX.	MIN.	NOM	MAX.
Α			1.20			.043
A1	0.05		0.15	.002		.006
A2	0.80	0.90	1.05	.031	.035	.041
L	0.50	0.60	0.75	.020	.024	.030
D	2.90	3.00	3.10	.114	.118	.122
E	6.30	6.40	6.50	.248	.252	.256
E1	4.30	4.40	4.50	.169	.173	.177
R	0.09			.004		
R1	0.09			.004		
b	0.19		0.30	.007		.012
b1	0.19	0.22	0.25	.007	.009	.010
С	0.09		0.20	.004		.008
c1	0.09		0.16	.004		.006
L1	1.0 REF.		.039 REF.			
е	0.65 BSC.		.026 BSC.			
θ1	0		8	0		8
θ2	12 REF.		12 REF.			
θ3	12 REF.		12 REF.			
N	8					
REF	JEDEC MO-153 VARIATION AA					

# 8 LEAD MSOP (R, Z)








#### Notes:


- (1) All dimensions are in mm Angles in degrees.
- Does not include Mold Flash, Protrusion or Gate Burrs. Mold Flash, Protrusions or Gate Burrs shall not exceed 0.15 mm. per side.
- Does not include Interlead Flash or Protrusion. Interlead Flash or Protrusion shall not exceed 0.25 mm per side.
- Does not include Dambar Protrusion, allowable Dambar Protrusion shall be 0.08 mm.
- (5) This part is compliant with JEDEC Specification MO-187 Variations AA.
- (6) Lead span/stand off height/coplanarity are considered as special characteristics. (S)
- (7) Controlling dimensions in inches. [mm]

# TDFN 3X3 PACKAGE (RD4, ZD4)



- 1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
- 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
- 3. WARPAGE SHALL NOT EXCEED 0.10 mm.
- 4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S)
- 5. REFER JEDEC MO-229 / WEEC

## **Ordering Information**



#### Note:

(1) The device used in the above example is a CAT1021JI-30TE13 (Supervisory circuit with I<sup>2</sup>C serial 2k CMOS EEPROM, SOIC, Industrial Temperature, 3.0-3.15V Reset Threshold Voltage, Tape and Reel).

#### **REVISION HISTORY**

Date	Rev.	Reason
9/25/2003	F	Added Green Package logo
		Updated DC Operating Characteristic notes
		Updated Reliability Characteristics notes
11/7/2003	G	Eliminated Automotive temperature range
		Updated Ordering Information with "Green" package codes
		Updated Reset Circuit AC Characteristics
4/12/2004	Н	Eliminated data sheet designation
		Updated Reel Ordering Information
11/1/2004	I	Eliminated 8-pad TDFN package (3x4.9mm)
		Changed SOIC package designators
		Added package outlines

#### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP ™ AE<sup>2</sup> ™

I<sup>2</sup>C is a trademark of Philips Corporation

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION. INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000

Fax: 408.542.1200

www.catalyst-semiconductor.com

Publication #: 3009
Revison: I

Issue date: 11/1/04 Type: Preliminary