

# 512 Kbit (32Kb x16) OTP EPROM

- 5V ± 10% SUPPLY VOLTAGE in READ OPERATION
- ACCESS TIME: 35ns
- LOW POWER CONSUMPTION:
  - Active Current 30mA at 5MHz
  - Stand-by Current 100µA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIME: 100µs/word
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code: 0Fh

#### **DESCRIPTION**

The M27C516 is a 512 Kbit EPROM offered in the OTP range (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage and is organized as 32,768 words of 16 bits.

The M27C516 is offered in a PLCC44 and TSOP40 (10 x 14 mm) packages.





Figure 1. Logi Diagram



September 2000 1/13

Figure 2A. LCC Connections





Figure 2B. TSOP Connections



**Table 1. Signal Names** 

A0-A14	Address Inputs
Q0-Q15	Data Outputs
Ē	Chip Enable
G	Output Enable
P	Program Enable
Vcc	Supply Voltage
V <sub>PP</sub>	Program Supply
V <sub>SS</sub>	Ground
NC	Not Connected Internally

#### **DEVICE OPERATION**

The operating modes of the M27C516 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for  $\overline{G}$  and 12V on A9 for Electronic Signature.

#### **Read Mode**

The M27C516 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time ( $t_{AVQV}$ ) is equal to the delay from  $\overline{E}$  to output ( $t_{ELQV}$ ). Data is available at the output after a delay of  $t_{GLQV}$  from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature (3)	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltage (except A9)	–2 to 7	V
V <sub>CC</sub>	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	-2 to 14	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

3. Depends on range.

**Table 3. Operating Modes** 

Mode	Ē	G	P	A9	V <sub>PP</sub>	Q15-Q0
Read	V <sub>IL</sub>	VIL	V <sub>IH</sub>	Х	Vcc	Data Output
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	Х	X	Vcc	Hi-Z
Program	V <sub>IL</sub>	Х	V <sub>IL</sub> Pulse	Х	V <sub>PP</sub>	Data Input
Verify	V <sub>IL</sub>	VIL	V <sub>IH</sub>	Х	V <sub>PP</sub>	Data Output
Program Inhibit	V <sub>IH</sub>	Х	X	Х	V <sub>PP</sub>	Hi-Z
Standby	V <sub>IH</sub>	X	Х	Х	V <sub>CC</sub>	Hi-Z
Electronic Signature	V <sub>IL</sub>	<b>S</b> VIL	V <sub>IH</sub>	V <sub>ID</sub>	Vcc	Codes

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ .

**Table 4. Electronic Signature** 

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V <sub>IL</sub>	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	0	0	0	1	1	1	1	0Fh

Note: Outputs Q15-Q8 are set to '0'.

477

<sup>2.</sup> Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

**Table 5. AC Measurement Conditions** 

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform

Figure 4. AC Testing Load Circuit

1.3V

1N914

3.3k $\Omega$ OUT

TEST  $C_L = 30pF \text{ or } 60pF \text{ or } 100pF$ Cl includes JIG capacitance

Table 6. Capacitance <sup>(1)</sup>  $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously with or after V<sub>PP</sub>.

#### Standby Mode

The M27C516 has a standby mode which reduces the supply current from 30mA to 100 $\mu$ A. The M27C516 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input. When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}$  input.

### Two Line Output Control

Because OTP EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}$  should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

<sup>2.</sup> This parameter is sampled only and not tested 100%

Table 7. Read Mode DC Characteristics <sup>(1)</sup>  $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

Symbol	Parameter Test Condition		Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±5	μA
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, f = 5MHz$		30	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	$\overline{E} = V_IH$		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.3V$		100	μA
Ipp	Program Current	$V_{PP} = V_{CC}$		10	μA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	$I_{OH} = -400 \mu A$	2.4	1.0	V
VOH	Output High Voltage CMOS	$I_{OH} = -100\mu A$	V <sub>CC</sub> - 0.7V		V

	Output	High Voltage CMOS	IOH = -	100µA		Vcc	– 0.7V			V
Note: 1. V <sub>CC</sub> must be applied simultaneously with or before V <sub>PP</sub> and removed simultaneously or after V <sub>PP</sub> .  2. Maximum DC voltage on Output is V <sub>CC</sub> +0.5V.  Table 8A. Read Mode AC Characteristics (1)  (T <sub>A</sub> = 0 to 70 °C or -40 to 85 °C; V <sub>CC</sub> = 5V ± 5% or 5V ± 10%; V <sub>PP</sub> = V <sub>CC</sub> )										
Symbol	Alt	Parameter	Test Condition	-35	(3)	M270 -45	C516 ; <sup>(3)</sup>	-55	; (4)	Unit
				Min	Max	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		35		45		55	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	G = V <sub>IL</sub>		35		45		55	ns
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid	E = V <sub>IL</sub>		18		23		25	ns
t <sub>EHQZ</sub> (2)	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	G = V <sub>IL</sub>	0	18	0	18	0	20	ns
t <sub>GHQZ</sub> (2)	tDF	Output Enable High to Output Hi-Z	E = V <sub>IL</sub>	0	18	0	18	0	20	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.

Speed obtained with High Speed measurement conditions and a load capacitance of 30pF
 Speed obtained with a load capacitance of 60pF.

Table 8B. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 


Symbol	Alt	Parameter	Test Condition	-70	(3)	-85/	/-10	Unit
			·	Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		70		85	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		85	ns
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid	E = V <sub>IL</sub>		35		35	ns
t <sub>EHQZ</sub> (2)	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	20	0	30	ns
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	20	0	30	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Note: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

2. Sampled only, not 100% tested.

3. Speed obtained with a load capacitance of 60pF

Figure 5. Read Mode AC Waveforms



#### **System Considerations**

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line

output control and by properly selected decoupling capacitors. It is recommended that a  $1\mu F$  ceramic capacitor be used on every device between  $V_{CC}$  and  $V_{SS}.$  This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a  $4.7\mu F$  bulk electrolytic capacitor should be used between  $V_{CC}$  and  $V_{SS}$  for every eight devices. The bulk capacitor should be located near the power supply connection point.The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 9. Programming Mode DC Characteristics <sup>(1)</sup>  $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; \, V_{PP} = 12.75 \text{V} \pm 0.25 \text{V})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
Ірр	Program Current	E = V <sub>IL</sub>		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

## Table 10. Programming Mode AC Characteristics (1)

 $(T_A = 25 \text{ °C}; V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; V_{PP} = 12.75 \text{V} \pm 0.25 \text{V})$ 

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVPL</sub>	t <sub>AS</sub>	Address Valid to Program Low		2	<i>y</i> .	μs
t <sub>QVPL</sub>	t <sub>DS</sub>	Input Valid to Program Low	0	2		μs
t <sub>VPHPL</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Program Low	40,	2		μs
tvchpl	t <sub>VCS</sub>	V <sub>CC</sub> High to Program Low	18/0	2		μs
t <sub>ELPL</sub>	tces	Chip Enable Low to Program Low	c0'	2		μs
tplpH	t <sub>PW</sub>	Program Pulse Width		95	105	μs
t <sub>PHQX</sub>	t <sub>DH</sub>	Program High to Input Transition		2		μs
t <sub>QXGL</sub>	toes	Input Transition to Output Enable Low		2		μs
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub> (2)	t <sub>DFP</sub>	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		μs

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Sampled only, not 100% tested.

#### **Programming**

When delivered (and after each '1's erasure for UV EPROM), all bits of the M27C516 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27C516 is in the programming mode when V<sub>PP</sub> input is at 12.75V, E is at  $V_{IL}$  and  $\overline{P}$  is pulsed to  $V_{IL}$ . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V<sub>CC</sub> is specified to be 6.25V ±0.25V.





Figure 6. Programming and Verify Modes AC Waveforms

Figure 7. Programming Flowchart



### **PRESTO II Programming Algorithm**

PRESTO II Programming Algorithm allows to program the whole array with a guaranteed margin, in a typical time of 3 seconds. Programming with PRESTO II involves the application of a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

### **Program Inhibit**

Programming of multiple M27C516s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C516 may be common. A TTL low level pulse applied to a M27C516's  $\overline{P}$  input, with  $\overline{E}$  low and V<sub>PP</sub> at 12.75V, will program that M27C516. A high level  $\overline{E}$  input inhibits the other M27C516s from being programmed.

#### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{E}$  and  $\overline{G}$  at  $V_{IL}$ ,  $\overline{P}$  at  $V_{IH}$ ,  $V_{PP}$  at 12.75V and  $V_{CC}$  at 6.25V.


#### **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27C516. To activate the ES

mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C516. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from  $V_{IL}$  to  $V_{IH}$ . All other address lines must be held at  $V_{IL}$  during Electronic Signature mode. Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code and byte 1 (A0 =  $V_{IH}$ ) the device identifier code. For the STMicroelectronics M27C516, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0.

Obsolete Product(s). Obsolete Product(s)

**Table 11. Ordering Information Scheme** 



Note: 1. High Speed, see AC Characteristics section for further information.

2. Speed obtained with a load capacitance of 60pF.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**Table 12. Revision History** 

Date	Revision Details
September 1998	First Issue
09/25/00	AN620 Reference removed

Table 13. PLCC44 - 44 lead Plastic Leaded Chip Carrier, Package Mechanical Data

Symbol	millimeters			inches			
	Тур	Min	Max	Тур	Min	Max	
А		4.20	4.70		0.165	0.185	
A1		2.29	3.04		0.090	0.120	
A2		_	0.51		_	0.020	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		17.40	17.65		0.685	0.695	
D1		16.51	16.66		0.650	0.656	
D2		14.99	16.00		0.590	0.630	
E		17.40	17.65		0.685	0.695	
E1		16.51	16.66		0.650	0.656	
E2		14.99	16.00		0.590	0.630	
е	1.27	_	-	0.050	-	0,-	
F		0.00	0.25		0.000	0.010	
R	0.89	-	_	0.035	2(0	-	
N	44			44			
СР			0.10	10,10		0.004	

Drawing is not to scale.

Table 14. TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 14 mm, Package Mechanical Data

Cumbal	millimeters			inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
А			1.20			0.047	
A1		0.05	0.15		0.002	0.006	
A2		0.95	1.05		0.037	0.041	
В		0.17	0.27		0.007	0.011	
С		0.10	0.21		0.004	0.008	
D		13.80	14.20		0.543	0.559	
D1		12.30	12.50		0.484	0.492	
Е		9.90	10.10		0.390	0.398	
е	0.50	_	-	0.020	_	_	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N	40			40			
СР			0.10		90,0	0.004	
				olete	510		

Figure 9. TSOP40 - 40 lead Plastic Thin Small Outline, 10 x 14 mm, Package Outline

A2

B

A

C

TSOP-a

Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com