

8Byte 8Mx64 SODIMM

(8Mx8 base)

Revision 0.1

June 1998

Revision History**Version 0.0 (Sept. 1997)**

- Removed two AC parameters t_{CACP} (access time from $\overline{CAS}$) and t_{AAP} (access time from col. addr.) in *AC CHARACTERISTICS*.

Version 0.1 (June 1998)

- The 3rd. generation of 64M DRAM components are applied for this module.

DRAM MODULE

M466F0803BT2-L

M466F0803BT2-L EDO Mode

8M x 64 DRAM SODIMM Using 8MX8, 4K Refresh 3.3V, Low power/Self-Refresh

GENERAL DESCRIPTION

The Samsung M466F0803BT2-L is a 8Mx64bits Dynamic RAM high density memory module. The Samsung M466F0803BT2-L consists of eight CMOS 8MX8bits DRAMs in TSOP 400mil packages and a 2K EEPROM in 8-pin TSSOP package mounted on a 144-pin glass-epoxy substrate. A 0.1uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The M466F0803BT2-L is a Small Out-line Dual in-line Memory Module and is intended for mounting into 144 pin edge connector sockets.

PERFORMANCE RANGE

Speed	t _{TRAC}	t _{CAC}	t _{RC}	t _{HPC}
-50	50ns	13ns	84ns	20ns
-60	60ns	15ns	104ns	25ns

FEATURES

- Part Identification
 - M466F0803BT2-L(4096 cycles/128ms, TSOP, L-ver)
- Extended Data Out Mode Operation
- New JEDEC standard proposal with EEPROM
- Serial Presense Detect with EEPROM
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh capability
- Self -refresh capability
- $\overline{\text{RAS}}$ -only and Hidden refresh capability
- LVTTTL compatible inputs and outputs
- Single +3.3V $\pm$ 0.3V power supply
- PCB : Height(1100mil), double sided component

PIN CONFIGURATIONS

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	Vss	2	Vss	49	DQ13	50	DQ45	97	DQ22	98	DQ54
3	DQ0	4	DQ32	51	DQ14	52	DQ46	99	DQ23	100	DQ55
5	DQ1	6	DQ33	53	DQ15	54	DQ47	101	Vcc	102	Vcc
7	DQ2	8	DQ34	55	Vss	56	Vss	103	A6	104	A7
9	DQ3	10	DQ35	57	RSVD	58	RSVD	105	A8	106	A11
11	Vcc	12	Vcc	59	RSVD	60	RSVD	107	Vss	108	Vss
13	DQ4	14	DQ36	61	RFU	62	RFU	109	A9	110	NC
15	DQ5	16	DQ37	63	Vcc	64	Vcc	111	A10	112	NC
17	DQ6	18	DQ38	65	RFU	66	RFU	113	Vcc	114	Vcc
19	DQ7	20	DQ39	67	$\overline{\text{W}}$	68	RFU	115	$\overline{\text{CAS2}}$	116	$\overline{\text{CAS6}}$
21	Vss	22	Vss	69	$\overline{\text{RAS0}}$	70	RFU	117	$\overline{\text{CAS3}}$	118	$\overline{\text{CAS7}}$
23	$\overline{\text{CAS0}}$	24	$\overline{\text{CAS4}}$	71	NC	72	RFU	119	Vss	120	Vss
25	$\overline{\text{CAS1}}$	26	$\overline{\text{CAS5}}$	73	$\overline{\text{OE}}$	74	RFU	121	DQ24	122	DQ56
27	Vcc	28	Vcc	75	Vss	76	Vss	123	DQ25	124	DQ57
29	A0	30	A3	77	RSVD	78	RSVD	125	DQ26	126	DQ58
31	A1	32	A4	79	RSVD	80	RSVD	127	DQ27	128	DQ59
33	A2	34	A5	81	Vcc	82	Vcc	129	Vcc	130	Vcc
35	Vss	36	Vss	83	DQ16	84	DQ48	131	DQ28	132	DQ60
37	DQ8	38	DQ40	85	DQ17	86	DQ49	133	DQ29	134	DQ61
39	DQ9	40	DQ41	87	DQ18	88	DQ50	135	DQ30	136	DQ62
41	DQ10	42	DQ42	89	DQ19	90	DQ51	137	DQ31	138	DQ63
43	DQ11	44	DQ43	91	Vss	92	Vss	139	Vss	140	Vss
45	Vcc	46	Vcc	93	DQ20	94	DQ52	141	SDA	142	SCL
47	DQ12	48	DQ44	95	DQ21	96	DQ53	143	Vcc	144	Vcc


PIN NAMES

Pin Name	Function
A0 to A11	Address Inputs
DQ0 - DQ63	Data In/Out
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{OE}}$	Output Enable
$\overline{\text{RAS0}}$	Row Address Strobe
$\overline{\text{CAS0}}$ - $\overline{\text{CAS7}}$	Column Address Strobe
Vcc	Power(+3.3V)
Vss	Ground
NC	No Connection
SDA	Serial Address / Data I/O
SCL	Serial Clock
RSVD	Reserved Use
RFU	Reserved for Future Use

DRAM MODULE

M466F0803BT2-L

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

M466F0803BT2-L

ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative Vss	V _{IN} , V _{OUT}	-0.5 to +4.6	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to +4.6	V
Storage Temperature	T _{stg}	-55 to +125	°C
Power Dissipation	P _D	8	W
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	3.0	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	-	V _{CC} +0.3 ^{*1}	V
Input Low Voltage	V _{IL}	-0.3 ^{*2}	-	0.8	V

*1: V_{CC}+1.3V at pulse width≤15ns, which is measured at V_{CC}.

*2 : -1.3V at pulse width≤15ns, which is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	M466F0803BT2-L		Unit
		Min	Max	
I _{CC1}	-50	-	960	mA
	-60	-	880	mA
I _{CC2}	Don't care	-	16	mA
I _{CC3}	-50	-	960	mA
	-60	-	880	mA
I _{CC4}	-50	-	880	mA
	-60	-	800	mA
I _{CC5}	Don't care	-	2.4	mA
I _{CC6}	-50	-	960	mA
	-60	-	880	mA
I _{CC7}	Don't care	-	3.2	mA
	I _{CCS}	-	3.2	mA
I _{I(L)}	Don't care	-10	10	uA
I _{O(L)}	Don't care	-5	5	uA
V _{OH}	Don't care	2.4	-	V
	V _{OL}	-	0.4	V

I_{CC1} : Operating Current * ($\overline{RAS}$, $\overline{CAS}$, Address cycling @trc=min)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3} : RAS Only Refresh Current * ($\overline{CAS}=V_{IH}$, $\overline{RAS}$ cycling @trc=min)

I_{CC4} : Extended Data Out Mode Current * ($\overline{RAS}=V_{IL}$, $\overline{CAS}$ cycling : tHPC=min)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} : $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current * ($\overline{RAS}$ and $\overline{CAS}$ cycling @trc=min)

I_{CC7} : Battery back-up current. Average power supply, Battery back-up mode.

Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}$ =0.2V,

DQ=Don't care, trc=31.25us, tras=trasmin~300ns

I_{CCS} : Self Refresh Current, $\overline{RAS}=\overline{CAS}=V_{IL}$, $\overline{W}=\overline{OE}=A0\sim A11=V_{CC}-0.2V$ or 0.2V, DQ~DQ63=V_{CC}-0.2V or Open

I_{I(L)} : Input Leakage Current (Any input 0≤V_{IN}≤V_{CC}+0.3V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V≤V_{OUT}≤V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -2mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 2mA)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one EDO mode cycle time, tHPC.



ELECTRONICS

DRAM MODULE

M466F0803BT2-L

CAPACITANCE (TA = 25°C, VCC=3.3V, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0-A11]	CIN1	-	50	pF
Input capacitance[$\overline{W}$, $\overline{OE}$]	CIN2	-	66	pF
Input capacitance[$\overline{RAS0}$]	CIN3	-	66	pF
Input capacitance[CAS0 - CAS7]	CIN4	-	17	pF
Input/Output capacitance[DQ0 - 63]	CDQ	-	17	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=3.3V±0.3V. See notes 1,2.)

Test condition : VIH/VIL=2.2/0.7V, VOH/VOL=2.0/0.8V, output loading CL=100pF

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	tRC	84		104		ns	
Read-modify-write cycle time	tRWC	128		153		ns	
Access time from $\overline{RAS}$	tRAC		50		60	ns	3,4,9
Access time from $\overline{CAS}$	tCAC		13		15	ns	3,4,5
Access time from column address	tAA		25		30	ns	3,9
$\overline{CAS}$ to output in Low-Z	tCLZ	3		3		ns	3
$\overline{OE}$ to output in Low-Z	tOLZ	3		3		ns	3
Output buffer turn-off delay from $\overline{CAS}$	tCEZ	3	13	3	13	ns	3,11
Transition time(rise and fall)	ttr	1	50	1	50	ns	2
RAS precharge time	tRP	30		40		ns	
RAS pulse width	tRAS	50	10K	60	10K	ns	
RAS hold time	tRSH	8		10		ns	
CAS hold time	tCSH	38		40		ns	
CAS pulse width	tCAS	8	10K	10	10K	ns	
RAS to $\overline{CAS}$ delay time	tRCD	17	37	20	45	ns	4
RAS to column address delay time	tRAD	12	25	15	30	ns	9
CAS to RAS precharge time	tCRP	5		5		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	tRAH	7		10		ns	
Column address set-up time	tASC	0		0		ns	
Column address hold time	tCAH	7		10		ns	
Column address to $\overline{RAS}$ lead time	tRAL	25		30		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold referenced to $\overline{CAS}$	tRCH	0		0		ns	7
Read command hold referenced to $\overline{RAS}$	tRRH	0		0		ns	7
Write command set-up time	tWCS	0		0		ns	6
Write command hold time	tWCH	7		10		ns	6
Write command pulse width	tWP	7		10		ns	
Write command to $\overline{RAS}$ lead time	tRWL	8		10		ns	
Write command to $\overline{CAS}$ lead time	tCWL	7		10		ns	
Data set-up time	tDS	0		0		ns	8
Data hold time	tDH	7		10		ns	8
Refresh period	tREF		128		128	ms	
CAS to $\overline{W}$ delay time	tCWD	33		38		ns	6
RAS to $\overline{W}$ delay time	tRWD	70		84		ns	6

DRAM MODULE

M466F0803BT2-L

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=3.3V±0.3V. See notes 1,2.)


Test condition : Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V, output loading CL=100pF

Parameter	Symbol	-50		-60		Unit	Note
		Min	Max	Min	Max		
Column address to $\overline{W}$ delay time	tAWD	45		53		ns	6
CAS precharge to $\overline{W}$ delay time	tCPWD	47		58		ns	6
CAS setup time (CAS-before-RAS refresh)	tCSR	5		5		ns	
CAS hold time (CAS-before-RAS refresh)	tCHR	10		10		ns	
RAS to CAS precharge time	tRPC	5		5		ns	
Access time from CAS precharge	tCPA		28		35	ns	3
Hyper page mode cycle time	tHPC	20		25		ns	10
Hyper page mode read-modify write cycle time	tHPRWC	67		73		ns	10
CAS precharge time (Hyper page cycle)	tCP	7		10		ns	
RAS pulse width (Hyper page cycle)	tRASP	50	200K	60	200K	ns	
RAS hold time from CAS precharge	tRHCP	30		35		ns	
W to RAS precharge time (C-B-R refresh)	tWRP	10		10		ns	
W to RAS hold time (C-B-R refresh)	tWRH	10		10		ns	
$\overline{OE}$ access time	tOEA		13		15	ns	3
$\overline{OE}$ to data delay	tOED	10		13		ns	
Output buffer turn off delay time from $\overline{OE}$	tOEZ	3	13	3	13	ns	
$\overline{OE}$ command hold time	tOEH	5		5		ns	
Output data hold time	tDOH	5		5		ns	
Output buffer turn off delay from RAS	tREZ	3	13	3	13	ns	11
Output buffer turn off delay from W	tWEZ	3	13	3	13	ns	
W to data delay	tWED	15		15		ns	
$\overline{OE}$ to CAS hold time	tOCH	5		5		ns	
CAS hold time to $\overline{OE}$	tCHO	5		5		ns	
$\overline{OE}$ precharge time	tOEP	5		5		ns	
$\overline{W}$ pulse width (Hyper page cycle)	tWPE	5		5		ns	
RAS pulse width (C-B-R self refresh)	tRASS	100		100		us	12,13,14
RAS precharge time (C-B-R self refresh)	tRPS	90		110		ns	12,13,14
CAS hold time (C-B-R self refresh)	tCHS	-50		-50		ns	12,13,14

NOTES

1. An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. Input voltage levels are V_{IH}/V_{IL} . $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are non-restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPWD} \geq t_{CPWD}(\min)$. The cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of data out(at access time) is indeterminate.
7. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
8. These parameters are referenced to the CAS leading edge in early write cycles.
9. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit access time is controlled by t_{AA} .
10. $t_{ASC} \geq 6ns$, Assume $t_T = 2.0ns$
11. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS going.
12. If $t_{RASS} \geq 100us$, then RAS precharge time must use t_{RPS} instead of t_{RP} .
13. For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096 cycles of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.
14. For distributed CAS-before-RAS with 15.6us interval CAS-before-RAS should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.


READ CYCLE



Don't care
Undefined

WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
Undefined


WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN




Don't care
Undefined

READ - MODIFY - WRITE CYCLE



Don't care
Undefined


HYPER PAGE READ CYCLE

☐ Don't care

Undefined


HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




Don't care
Undefined

HYPER PAGE READ-MODIFY-WRITE CYCLE



Don't care
Undefined

HYPER PAGE READ AND WRITE MIXED CYCLE




 Don't care

 Undefined

RAS - ONLY REFRESH CYCLE*


NOTE : $\overline{W}$, $\overline{OE}$, DIN = Don't care

$DOUT$ = OPEN



CAS - BEFORE - RAS REFRESH CYCLE


NOTE : $\overline{OE}$, A = Don't care



Don't care
Undefined


* In RAS-only refresh cycle of 64Mb A-die & B-die, when $\overline{CAS}$ signal transits from Low to High, the valid data may be cut off.

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN



Don't care
Undefined


READ CYCLE



NOTE : This timing diagram is applied to all devices besides 64M DRAM based modules.


CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care




 Don't care
 Undefined

DRAM MODULE

M466F0803BT2-L

PACKAGE DIMENSIONS

Units : Inches (millimeters)



Tolerances : ±.005(.13) unless otherwise specified

The used device is 8MX8 DRAM with EDO mode, TSOPII
DRAM Part No. : K4E640812B-TL