

M5M5278CP,J-15,-20,-25,-20L,-25L

M5M5278CFP-20,-25,-20L,-25L

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5278C is a family of 32768-word by 8-bit static RAMs, fabricated with the high-performance CMOS silicon-gate MOS process and designed for high-speed application. These devices operate on a single 5V supply, and are directly TTL compatible. They include a power-down feature as well.

FEATURES

- Fast access time M5M5278CP,J-15 15ns(max)
M5M5278CP,J,FP-20,-20L 20ns(max)
M5M5278CP,J,FP-25,-25L 25ns(max)
- Low power dissipation Active 375mW(typ)
Stand by(-20,-25) 5mW(typ)
Stand by(-20L,-25L) 50μW(typ)
- Power down by $\bar{S}$
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by chip-select($\bar{S}$) input
- Output enable ($\bar{OE}$) prevents data contention in the I/O bus
- All address inputs are changeable with each other


APPLICATION

High-speed memory systems

FUNCTION

A write operation is executed during the $\bar{S}$ low, and $\bar{W}$ low overlap time. In this period, address signals must be stable. When $\bar{W}$ is low, the DQ terminal is maintained in the high impedance state.

PIN CONFIGURATION (TOP VIEW)




In a read operation, after setting $\bar{W}$ to high, $\bar{S}$ to low, and $\bar{OE}$ to low if the address signals are stable, the data is available at the DQ terminal.

When $\bar{S}$ is high, the chip is in the non-selectable state, disabling both reading and writing. In this case the output is in the floating(high-impedance)state, useful for OR-ties with other devices.

Signal $\bar{S}$ controls the power-down feature. When $\bar{S}$ goes high, power dissipation is reduced extremely. The access time from $\bar{S}$ is equivalent to the address access time.

BLOCK DIAGRAM



M5M5278CP,J-15,-20,-25,-20L,-25L M5M5278CFP-20,-25,-20L,-25L

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

MODE SELECTION

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	Data input/output	I _{cc}
H	X	X	Non selection	High-impedance	Stand by
L	L	X	Write	D _{in}	Active
L	H	L	Read	D _{out}	Active
L	H	H		High-impedance	Active

H: V_H L: V_L X: V_H or V_L

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	-3.5* ~7	V
V _I	Input voltage		-3.5* ~7	V
V _O	Output voltage		-3.5* ~7	V
P _d	Maximum power dissipation		1	W
T _{OCr}	Operating temperature		0~70	°C
T _{stg(bias)}	Storage temperature(bias)		-10~85	°C
T _{stg}	Storage temperature		-65~150	°C

* Pulse width ≤ 10ns, In case of DC: -0.5V

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low-level input voltage		-0.5*		0.8	V
V _{OH}	High-level output voltage	I _{OH} = -4mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8mA			0.4	V
I _I	Input current	V _I = 0~V _{CC}			2	μA
I _{OZ}	Off-state output current	V _{I(S)} = V _{IH} , V _O = 0~V _{CC}			10	μA
I _{CC1}	Supply current from V _{CC}	V _{I(S)} = V _{IL} Output open	AC(15ns cycle)		150	mA
			AC(20ns cycle)		140	
			AC(25ns cycle)		130	
			DC		75 85	
I _{CC2}	Stand by current	V _{I(S)} = V _{IH}	AC(15,20,25ns cycle)		40	mA
			Other V _I ≥ V _{IH} or ≤ V _{IL}		30	
I _{CC3}	Stand by current	V _{I(S)} = V _{CC} - 0.2V Other V _I ≤ 0.2V or V _I ≥ V _{CC} - 0.2V	-15, -20, -25		1 10	mA
			-20L, -25L		10 100	

Note 1. Current flow into an IC is positive, out is negative.

* -3.0V in case of AC (Pulse width ≤ 10ns)

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I = GND, V _I = 25mVrms, f = 1MHz			5	pF
C _O	Output capacitance	V _O = GND, V _O = 25mVrms, f = 1MHz			7	pF

* C_I, C_O are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels V_{IH} = 3V, V_{IL} = 0V
Input rise and fall time 3ns
Input timing reference levels V_{IH}, V_{IL} = 1.5V
Output timing reference levels V_{OH}, V_{OL} = 1.5V
Output loads Fig.1, Fig.2




Fig.1 Output load




Fig.2 Output load for t_{en}, t_{dis}

M5M5278CP,J-15,-20,-25,-20L,-25L M5M5278CFP-20,-25,-20L,-25L


262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

(2) READ CYCLE


Symbol	Parameter	Limits						Unit
		MSM5278C-15		MSM5278C-20, -20L		MSM5278C-25, -25L		
		Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	15		20		25		ns
t _{a(A)}	Address access time		15		20		25	ns
t _{a(S)}	Chip select access time		15		20		25	ns
t _{a(OE)}	Output enable access time		8		10		12	ns
t _{v(A)}	Data valid time after address change	3		3		5		ns
t _{en(S)}	Output enable time after $\bar{S}$ low	3		3		5		ns
t _{dis(S)}	Output disable time after $\bar{S}$ high	0	7	0	8	0	10	ns
t _{en(OE)}	Output enable time after $\bar{OE}$ low	0		0		0		ns
t _{dis(OE)}	Output disable time after $\bar{OE}$ high	0	7	0	8	0	10	ns
t _{PJ}	Power-up time after chip selection	0		0		0		ns
t _{PD}	Power-down time after chip selection		15		20		25	ns

(3) TIMING DIAGRAMS FOR READ CYCLE


Read cycle 1



Read cycle 2 (Note 2)



Read cycle 3 (Note 4)



M5M5278CP, J-15, -20, -25, -20L, -25L

M5M5278CFP-20, -25, -20L, -25L


262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

(4) WRITE CYCLE

Symbol	Parameter	Limits						Unit
		M5M5278C-15		M5M5278C-20, -20L		M5M5278C-25, -25L		
		Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	15		20		25		ns
t _{su} (S)	Chip select setup time	12		15		20		ns
t _{su} (A)	Address setup time 1(W CONTROL)	0		0		0		ns
t _{su} (A) ²	Address setup time 2(S CONTROL)	0		0		0		ns
t _w (W)	Write pulse width	12		15		20		ns
t _{rec} (W)	Write recovery time	0		0		0		ns
t _{su} (D)	Data setup time	7		8		10		ns
t _h (D)	Data hold time	0		0		0		ns
t _{dis} (W)	Output disable time after W low	0	7	0	8	0	10	ns
t _{en} (V)	Output enable time after W high	0		0		0		ns
t _{dis} (OE)	Output disable time after OE high	0	7	0	8	0	10	ns
t _{en} (V)	Output enable time after OE low	0		0		0		ns
t _{su} (A V ^H)	Address to W high	12		15		20		ns

(5) TIMING DIAGRAMS FOR WRITE CYCLE


Write cycle 1 ($\overline{W}$ control mode)



M5M5278CP,J-15,-20,-25,-20L,-25L M5M5278CFP-20,-25,-20L,-25L

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle 2 ($\bar{S}$ control mode)



Note 5. Hatching indicates the state is don't care.

Note 6. When the falling edge of $\bar{W}$ is simultaneous or prior to the falling edge of $\bar{S}$, the output is maintained in the high impedance.

Note 7. t_{en} , t_{dis} are periodically sampled and are not 100% tested.

POWER DOWN CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 5V \pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{cc(PD)}$	Power down supply voltage		2			V
$V_{I(\bar{S})}$	Chip select input voltage	$V_{I(\bar{S})} \geq V_{cc} - 0.2V$	$V_{cc} - 0.2$			V
$t_{su(PD)}$	Power down setup time	$V_I \geq V_{cc} - 0.2V$ or $0V \leq V_I \leq 0.2V$	0			ns
$t_{rec(PD)}$	Power down recovery time		-20L -25L	20 25		ns
$I_{cc(PD)}$	Power down supply current	$V_{cc} = 3.0V$ $V_{cc} = 5.5V$			50 100	μA

Note 7. This is only M5M5278CP, J, FP-20L, -25L.

TIMING WAVEFORM FOR POWER DOWN

