### M630x Series 5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/CMOS, TCXO/TCVCXO

Ordering Information



#### QiK Chip™





M630x Product Series M6300: 3.3 Volt M6301: 2.5 Volt M6302: 1.8 Volt	1	J	B   	v	P   	c 	XXX.XXXXXX MHz
Temperature Range    1: 0°C to +70°C  3: -55°C to +105°C *    2: -40°C to +85°C  4: -55°C to +125°C    6: -20°C to +70°C  4: -55°C to +125°C							
Stability    G: ± 0.5 ppm  H: ± 2.5 ppm    J: ± 1.0 ppm  L: ± 4.6 ppm    K: ± 2.0 ppm  E: ± 10 ppm    Enable/Disable Function							
Output Type F: No Voltage Control (TCXO) V: Voltage Control (VCTCXO)							
Output Waveform P: LVPECL L: LVDS M: CML C: CMOS Package/Lead Configurations C: Leadless Ceramic (6 Pad)							
Frequency (customer specified) —							

#### Features:

- TCXO/TCVCXO Featuring *QiK Chip*<sup>™</sup> Technology
- Superior Jitter Performance (comparable to SAW based)
- Frequencies from 50 MHz to 1.4 GHz
- Designed for a short 2 week cycle time

### **Applications:**

- Telecommunications such as SONET / SDH / DWDM / FEC / SERDES / OC-3 thru OC-192
- Wireless base stations / WLAN / Gigabit Ethernet
- Avionic flight controls and military communications



### IN TENABLE

Pad1: Enable/Disable Pad2: N/C Pad3: Ground Pad4: Output Q (LVPECL,LVDS,CML, CMOS) Pad5: Output Q (LVPECL,LVDS,CML) Pad6: Vcc

### PIN 2 ENABLE

Pad1: N/C, V Control Pad2: Enable/Disable Pad3: Ground Pad4: Output Q (LVPECL,LVDS,CML, CMOS) Pad5: Output Q (LVPECL,LVDS,CML) Pad6: Vcc

#### Temperature vs. Stability

T	G	J	к	н	L
1	Α	Α	Α	Α	Α
6	N	Α	Α	Α	Α
2	N	Α	А	Α	Α
3	N	N	N	N	A
4	N	N	N	N	Α

A = Available N = Contact Factory



MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

## M630x Series 5x7 mm, 3.3/2.5/1.8 Volt, LVPECL/LVDS/CML/CMOS, TCXO/TCVCXO



	Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions/Notes	
	Frequency Range	F	50	71	1400	MHz	LVPECL, LVDS, CML (Note 4)	
	1 , 3		50		135	MHz	CMOS	
	Operating Temperature	Τ <sub>Δ</sub>	See Ord	lering In	ormation	°C		
	Storage Temperature	T <sub>STG</sub>	-55	Ŭ	+125	ç		
	Frequency Stability	0.0	See Ord	lering In	formation	ppm	See Note 1	
	Frequency Tolerance at +25℃		-1.0		+1.0	ppm		
	Frequency Vs. Aging		-3.0		+ 3.0	ppm	1 <sup>st</sup> year	
			-1.0		+ 1.0	ppm	Per year thereafter.	
	Frequency Vs. Supply Voltage			± 0.4		ppm	5% voltage variation	
	Frequency Vs. Reflow			±		ppm	2 reflows max.	
				0.75				
	Frequency Vs. Load			± 0.2		ppm	5% supply voltage variation	
	Operating Voltage	$V_{cc}/V_s/V_{dd}$	3.135	3.3	3.465	V	M6300	
			2.375	2.5	2.625	V	M6301	
			1.71	1.8	1.89	V	M6302	
	Operating Current	I <sub>CC</sub>			125	mA	LVPECL	
					100	mA	LVDS	
6					110	mA	CML	
ü		<b>- - - - / - /</b>			90	mA		
atic	Rise/Fall Lime	Ir/It			0.35	ns	PECL, LVPECL, LVDS	
fic	1	N	V/ 1.00		6	ns		
eci		V <sub>OH</sub>	V <sub>CC</sub> -1.02			V	CMOS	
Spe	Logic "0" Lovel	V	90% V <sub>dd</sub>		V 1.62	V		
al (	Logic o Level	VOL			10% V	v		
ric	Common Mode Output Voltage	Vcm		12	10 /o v <sub>dd</sub>	V		
∋ct	Symmetry (Duty Cycle)	VCIII	45	1.2	55	<u> </u>	@ 50% Vdd (CMOS)	
Ĕ			45		55	%	@ 50% of waveform (I VPECL)	
			45		55	%	@ 1.25 V (LVDS)	
	Output Voltage Level		0.7	0.95	1.2	Vp-p	CML	
	Tuning Range		± 5			ppm	VCTCXO only. See Note 2.	
	Output Skew			20		ps	LVPECL	
				15		ps	CML	
				20		ps	LVDS	
	Output Load						See Note 3	
			50 Ω to (V <sub>CC</sub> -2) VDC 100 Ω				LVPECL	
							LVDS, CML	
			Differen	Differential			01100	
	Enable/Disable Eurotion		10			рг	CIMUS	
	Enable/Disable Function		80%		0.5	V	Outputs enabled (Option B or G)	
					0.5	V	Outputs disabled Outputs enabled (Option S or M)	
			80%		0.5	v	Outputs disabled	
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier	
	@ 622.080 MHz (LVPECL)	-60	-90	-120	-127	-133	dBc/Hz	
	@ 100.000 MHz (HCMOS)	-73	-97	-123	-131	-136	dBc/Hz	
	@ 50.000 MHZ (HCMOS)	-80	-102	-130	-137	-141	dBc/Hz	
_				•	•	-		
Ita	Shock	Per MIL-ST	D-202, Meth	od 213,	Condition C			
ner	Vibration	Per MIL-STD-202, Methods 201 & 204						
nn	Solderability	Per EIAJ-S	AJ-STD-002					
iro	Hermeticity	1 X 10 <sup>-8</sup> atm cc/sec of helium (Crystal only)						
2 N	Thermal Shock	al Shock Per MIL-STD-883, Method 1011, Condition A						

Thermal Cycle Per MIL-STD-883, Method 1010, Condition B

Note 1: Contact factory for less than ± 1ppm frequency stability.

Note 2: Contact factory for other Tuning Range options.

Note 3: See Load Circuit Diagram in this data sheet.

Note 4: Contact factory for frequencies over 945 MHz.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.

# Load Circuit Diagrams





## Lead Free Solder Profile



MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

Please see www.mtronpti.com for our complete offering and detailed datasheets. Contact us for your application specific requirements: MtronPTI 1-800-762-8800.