

August 1991

**P-Channel Enhancement-Mode  
Power MOS Field-Effect Transistors**
**Features**


- -6A, -100V
- $r_{DS(on)} = 0.6\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

**Description**


The 2N6896 is a P-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for high-speed applications such as switching regulators, switching converters, relay drivers, and drivers for high-power bipolar switching transistors.

The 2N6896 is supplied in the JEDEC TO-204AA metal package.

**Package**

 TO-204AA  
BOTTOM VIEW

**Terminal Diagram**

P-CHANNEL ENHANCEMENT MODE


**Absolute Maximum Ratings ( $T_C = +25^\circ C$ ) Unless Otherwise Specified**

	2N6896	UNITS
Drain-Source Voltage .....	$V_{DSS}$	V
Drain-Gate Voltage ( $R_{GS} = 1M\Omega$ ) .....	$V_{DGR}$	V
Continuous Drain Current		
RMS Continuous .....	$I_D$	A
Pulsed Drain Current .....	$I_{DM}$	A
Gate-Source Voltage .....	$V_{GS}$	V
Maximum Power Dissipation		
$T_C = +25^\circ C$ .....	$P_D$	W
Above $T_C = +25^\circ C$ , Derate Linearly .....	0.48*	W/ $^\circ C$
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	$^\circ C$
Maximum Lead Temperature for Soldering .....	$T_L$	$^\circ C$
(At distances $\geq \frac{1}{8}"$ (3.17mm) from seating plane for 10s max)	260	

\*JEDEC registered values

# Specifications 2N6896

**ELECTRICAL CHARACTERISTICS** at Case Temperature ( $T_C$ ) = 25°C unless otherwise specified.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
• Drain-Source Breakdown Voltage BV <sub>DSS</sub>	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	-100	—	V
• Gate Threshold Voltage V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 0.25 mA	-2	-4	V
• Zero Gate Voltage Drain Current I <sub>DSS</sub>	V <sub>DS</sub> = -80 V	—	1	μA
• T <sub>C</sub> = 125°C, V <sub>GS</sub> = -80 V		—	50	
• Gate-Source Leakage Current I <sub>GSS</sub>	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0	—	100	nA
• Drain-Source On Voltage V <sub>D(on)</sub> <sup>a</sup>	I <sub>D</sub> = 3.8 A, V <sub>GS</sub> = -10 V	—	2.28	V
	I <sub>D</sub> = 6 A, V <sub>GS</sub> = -10 V	—	-6	
• Static Drain-Source On Resistance R <sub>D(on)</sub> <sup>a</sup>	I <sub>D</sub> = 3.8 A, V <sub>GS</sub> = -10 V	—	0.6	Ω
	T <sub>C</sub> = 125°C, I <sub>D</sub> = 3.8 A, V <sub>GS</sub> = 10 V	—	0.96	
• Forward Transconductance g <sub>fs</sub> <sup>a</sup>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = 3.8 A	1	4	mho
• Input Capacitance C <sub>iss</sub>	V <sub>DS</sub> = -25 V	200	800	
• Output Capacitance C <sub>oss</sub>	V <sub>GS</sub> = 0 V	100	350	pF
• Reverse Transfer Capacitance C <sub>rss</sub>	f = 0.1 MHz	40	150	
• Turn-On Delay Time t <sub>d(on)</sub>	V <sub>DS</sub> = -50 V	—	60	
• Rise Time t <sub>r</sub>	I <sub>D</sub> = 3.8 A	—	100	
• Turn-Off Delay Time t <sub>d(off)</sub>	R <sub>gen</sub> = R <sub>gs</sub> = 15 Ω	—	150	
• Fall Time t <sub>f</sub>	V <sub>GS</sub> = -10 V	—	100	
• Thermal Resistance Junction-to-Case R <sub>θJC</sub>		—	2.083	°C/W

5

P-CHANNEL  
POWER MOSFETS

## SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		Min.	Max.	
• Diode Forward Voltage V <sub>SD</sub> <sup>a</sup>	I <sub>SD</sub> = 12 A	0.8	1.6	V
Reverse Recovery Time t <sub>rr</sub>	I <sub>F</sub> = 4 A, dI <sub>F</sub> /dt = 50 A/μs	—	375	ns

<sup>a</sup>In accordance with JEDEC registration data.

<sup>b</sup>Pulsed: Pulse duration = 300 μs max., duty cycle = 2%




Fig. 1 - Maximum safe operating areas.




Fig. 2 - Power dissipation vs. temperature derating curve.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature.




Fig. 4 - Typical normalized drain-to-source on resistance to junction temperature.




Fig. 5 - Typical transfer characteristics.




Fig. 6 - Typical drain-to-source on resistance as a function of drain current.




Fig. 7 - Capacitance as a function of drain-to-source voltage.




Fig. 8 - Typical forward transconductance as a function of drain current.