

128 Megabit CMOS DDR SDRAM

DPDD16MX8RSAY5

DESCRIPTION:


The Memory Stack™ series is a family of interchangeable memory modules. The 128 Megabit Double Data Rate Synchronous DRAM module is a member of this family which utilizes the space saving LP-Stack™ TSOP stacking technology. The devices are constructed with two 16 Meg x 4 DDR DRAMs.

The 64 Megabit based LP-Stack™ module, DPDD16MX8RSAY5, has been designed to fit the same footprint as the 16 Meg x 4 DDR SDRAM TSOP monolithic. This allows for system upgrade without electrical or mechanical redesign, providing an immediate and low cost memory solution.


FEATURES:

- Configuration Available:
16 Meg x 8 (2 Banks of 4 Meg x 4 bit x 4 banks)
- Clock Frequency:
100, 125, 133, 143, 167 MHz
- 2.5 Volt DQ Supply
- JEDEC Standard SSTL_2 Interface for all Inputs/Outputs
- Four Bank Operation
- Programmable Burst Type:
Burst Length and Read Latency
- Refresh: 4096 Cycles/64ms
- Refresh Types: Auto and Self
- JEDEC Approved Footprint and Pinout
- IPC-A-610 Manufacturing Standards
- Package: 66-Pin Leaded TSOP Stack

PIN NAMES		
A0-A11	Row Address:	A0-A11
	Column Address:	A0-A8
BA0,BA1	Bank Select Address	
A10/AP	Auto Precharge	
DQ0-DQ7	Data In/Data Out	
CAS	Column Address Strobe	
CS	Chip Select	
RAS	Row Address Strobe	
WE	Data Write Enable	
CK, $\overline{CK}$	Differential Clock Inputs	
CKE	Clock Enable	
DQS	Data Strobe	
DM	Data Mask	
QFC	DQ FET Switch Control	
VDD	Power Supply (+2.5V)	
VSS	Ground	
VDDQ	DQ Power Supply (+2.5V)	
VSSQ	DQ Ground	
VREF	Reference Voltage for inputs	
N.C.	No Connect	
NU	Not Used, Electrical Connect is Present	



* This pin is a No Connect for Some Manufacturers.





ORDERING INFORMATION

DP PREFIX	DD TYPE	16M MEMORY DEPTH	X DESIG	8 MEMORY WIDTH	R DESIG	S I/O TYPE	A DEVICE WIDTH	Y5 PACKAGE	- SUPPLIER	DP MFR ID	- MFR ID	XX CYCLE TIME	XX CAS LATENCY
													15 CAS LATENCY 1.5
													20 CAS LATENCY 2.0
													25 CAS LATENCY 2.5
													30 CAS LATENCY 3.0
													60 6ns (166MHz)
													70 7ns (143MHz)
													75 7.5ns (133MHz)
													08 8ns (125MHz)
													10 10ns (100MHz)
													MANUFACTURER CODE*
													SUPPLIER CODE*
													STACKABLE TSOP
													x4 MEMORY BASED
													SSTL INPUTS/OUTPUTS
													64 MEGABIT BASED
													MEMORY MODULE WITHOUT SUPPORT LOGIC
													DOUBLE DATA RATE SYNCHRONOUS DRAM

* Contact your sales representative for supplier and manufacturer codes.

MECHANICAL DRAWING



END VIEW

Standard TSOP pad layout is acceptable, however, when possible, the following pad layout is recommended for optimal manufacture and inspection. See Application Note 53A001-00 for further information.

