



**MOTOROLA**

## Advance Information

**MC54F/74F568  
MC54F/74F569**


### 4-BIT BIDIRECTIONAL COUNTERS (With 3-State Outputs)

**DESCRIPTION** — The MC54/74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable (OE) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.

- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems


**4-BIT  
BIDIRECTIONAL  
COUNTERS  
(With 3-State Outputs)  
FAST™ SCHOTTKY TTL**

### CONNECTION DIAGRAM



J Suffix — Case 732-03 (Ceramic)  
N Suffix — Case 738-03 (Plastic)  
DW Suffix — Case 751D-03 (SOIC)

### LOGIC SYMBOL



### GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I <sub>OH</sub>	Output Current — High	54, 74			-3.0	mA
I <sub>OL</sub>	Output Current — Low	54, 74			24	mA


This document contains information on a new product. Specifications and information herein are subject to change without notice.

## MC54F/74F568 • MC54F/74F569

### LOGIC DIAGRAMS

**MC54F/74F568**

**MC54F/74F569**



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## FUNCTIONAL DESCRIPTION

The F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs — Master Reset ( $\overline{MR}$ ), Synchronous Reset ( $\overline{SR}$ ), Parallel Enable ( $\overline{PE}$ ), Count Enable Parallel ( $\overline{CEP}$ ) and Count Enable Trickle ( $\overline{CET}$ ) — plus the Up/Down ( $U/D$ ) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on  $\overline{MR}$  overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data ( $P_n$ ) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{MR}$ ,  $\overline{SR}$  and  $\overline{PE}$  HIGH,  $\overline{CEP}$  and  $\overline{CET}$  permit counting when both are LOW. Conversely, a HIGH signal on either  $\overline{CEP}$  or  $\overline{CET}$  inhibits counting.

The F568 and F569 use edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ ,  $\overline{CEP}$ ,  $\overline{CET}$  or  $U/D$  inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing  $\overline{CET}$  is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the F568, 15 for the F569) in the Up mode. TC will then remain LOW until a state change occurs, whether by counting or presetting, or until  $U/D$  or  $\overline{CET}$  is changed. To implement synchronous multistage counters, the connections between the  $\overline{TC}$  output and the  $\overline{CEP}$  and  $\overline{CET}$  inputs can provide either slow or fast carry propagation. Figure A shows the connections for simple ripple carry, in which the clock period must be longer than the CP to  $\overline{TC}$  delay of the first stage, plus the cumulative  $\overline{CET}$  to  $\overline{TC}$  delays of the intermediate stages, plus

the  $\overline{CET}$  to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure B are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (F568) or 16 (F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to  $\overline{TC}$  delay of the first stage plus the  $\overline{CET}$  to CP setup time of the last stage. The  $\overline{TC}$  output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry ( $\overline{CC}$ ) output is provided. The  $\overline{CC}$  output is normally HIGH. When  $\overline{CEP}$ ,  $\overline{CET}$ , and  $\overline{TC}$  are LOW, the  $\overline{CC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the  $\overline{CC}$  Truth Table. When the Output Enable ( $\overline{OE}$ ) is LOW, the parallel data outputs  $O_0-O_3$  are active and follow the flip-flop Q outputs. A HIGH signal on  $\overline{OE}$  forces  $O_0-O_3$  to the High Z state but does not prevent counting, loading or resetting.

## LOGIC EQUATIONS:

$$\text{Count Enable} = \overline{CEP} \cdot \overline{CET} \cdot \overline{PE}$$

$$\text{Up (F568): } \overline{TC} = Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (\text{Up}) \cdot \overline{CET}$$

$$(\text{F569: } \overline{TC} = Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (\text{Up}) \cdot \overline{CET})$$

$$\text{Down (Both): } \overline{TC} = Q_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot (\text{Down}) \cdot \overline{CET}$$

## CC TRUTH TABLE

Inputs						Output
$\overline{SR}$	$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$\overline{TC^*}$	CP	$\overline{CC}$
L	X	X	X	X	X	H
X	L	X	X	X	X	H
X	X	H	X	X	X	H
X	X	X	H	X	X	H
X	X	X	X	H	X	H
H	H	L	L	L	L	—

\* =  $\overline{TC}$  is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

## MODE SELECT TABLE

Inputs						Operating Mode
$\overline{MR}$	$\overline{SR}$	$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$U/D$	
L	X	X	X	X	X	Asynchronous Reset Synchronous Reset Parallel Load
H	L	X	X	X	X	
H	H	L	X	X	X	
H	H	H	H	X	X	Hold
H	H	H	X	H	X	Hold
H	H	H	L	L	H	Count Up
H	H	H	L	L	L	Count Down


H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

# MC54F/74F568 • MC54F/74F569

**FIGURE A — MULTISTAGE COUNTER WITH RIPPLE CARRY**



**FIGURE B — MULTISTAGE COUNTER WITH LOOKAHEAD CARRY**




## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V <sub>IK</sub>	Input Clamp Diode Voltage			-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54, 74	2.4	3.3	V	I <sub>OH</sub> = -3.0 mA V <sub>CC</sub> = 4.5 V
		74	2.7	3.3	V	I <sub>OH</sub> = -3.0 mA V <sub>CC</sub> = 4.75 V
V <sub>OL</sub>	Output LOW Voltage		0.3	0.5	V	I <sub>OL</sub> = 24 mA V <sub>CC</sub> = MIN
I <sub>OZH</sub>	Output OFF Current — HIGH			50	μA	V <sub>OUT</sub> = 2.7 V V <sub>CC</sub> = MAX
I <sub>OZL</sub>	Output OFF Current — LOW			-50	μA	V <sub>OUT</sub> = 0.5 V V <sub>CC</sub> = MAX
I <sub>IH</sub>	Input HIGH Current			20	μA	V <sub>IN</sub> = 2.7 V
				100		V <sub>IN</sub> = 7.0 V
I <sub>IL</sub>	Input LOW Current PE, CET Others			-1.2 -0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V
I <sub>OS</sub>	Output Short Circuit Current (Note 2)	-60		-150	mA	V <sub>OUT</sub> = 0 V V <sub>CC</sub> = MAX
I <sub>CC</sub>	Power Supply Current (ALL Outputs OFF)			67	mA	V <sub>CC</sub> = MAX

NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Not more than one output should be shorted at a time, nor for more than 1 second.

## STATE DIAGRAMS



## AC CHARACTERISTICS

SYMBOL	PARAMETER	54F/74F		54F		74F		UNITS	
		$T_A = +25^\circ C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$		$T_A = -55^\circ C \text{ to } +125^\circ C$ $V_{CC} = 5.0 V \pm 10\%$ $C_L = 50 pF$		$T_A = 0^\circ C \text{ to } 70^\circ C$ $V_{CC} = 5.0 V \pm 10\%$ $C_L = 50 pF$			
		MIN	MAX	MIN	MAX	MIN	MAX		
$f_{max}$	Maximum Clock Frequency	100		60		85		MHz	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to $O_n$ ( $\overline{PE}$ HIGH or LOW)	3.0 4.0	8.5 11.5	3.0 4.0	10.5 14	3.0 4.0	9.5 13	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to TC	5.5 4.0	15.5 11	5.5 4.0	18.5 13.5	5.5 4.0	17.5 12.5	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CET to TC	2.5 2.5	6.0 8.0	2.5 2.5	8.0 10	2.5 2.5	7.0 9.0	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay U/D to TC ('F568)	3.5 4.0	11 16	3.5 4.0	13.5 19	3.5 4.0	12.5 18	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay U/D to TC ('F569)	3.5 4.0	11 10.5	3.5 4.0	13.5 13	3.5 4.0	12.5 12	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CP to CC	2.5 2.0	7.0 6.0	2.5 2.0	9.0 8.0	2.5 2.0	8.0 7.0	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay CEP, CET to CC	2.5 4.0	6.5 11	2.5 4.0	8.5 13.5	2.5 4.0	7.5 12.5	ns	
$t_{PHL}$	Propagation Delay MR to $O_n$	5.0	13	5.0	15.5	5.0	14.5	ns	
$t_{PZH}$ $t_{PZL}$	Output Enable Time $\overline{OE}$ to $O_n$	2.5 3.0	7.0 8.0	2.5 3.0	9.0 10	2.5 3.0	8.0 9.0	ns	
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time $\overline{OE}$ to $O_n$	1.5 2.0	6.5 6.0	1.5 2.0	8.5 8.0	1.5 2.0	7.5 7.0	ns	

# MC54F/74F568 • MC54F/74F569

## AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	54F/74F		54F		74F		UNITS	
		TA = +25°C V <sub>CC</sub> = +5.0 V		TA = -55°C to +125°C V <sub>CC</sub> = 5.0 V ± 10%		TA = 0°C to +70°C V <sub>CC</sub> = 5.0 V ± 10%			
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW P <sub>H</sub> to CP	4.0 4.0		5.5 5.5		4.5 4.5		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW P <sub>H</sub> to CP	3.0 3.0		3.5 3.5		3.5 3.5			
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW CEP or CET to CP	5.0 5.0		7.0 7.0		6.0 6.0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW CEP or CET to CP	0 0		0 0		0 0			
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW PE to CP	8.0 8.0		10 10		9.0 9.0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW PE to CP	0 0		0 0		0 0			
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW U/D to CP ('F568)	11 16.5		13.5 18.5		12.5 17.5		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW U/D to CP ('F569)	11 7.0		13.5 9.0		12.5 8.0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW U/D to CP	0 0		0 0		0 0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW SR to CP	10 8.5		12 10.5		11 9.5		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW SR to CP	0 0		0 0		0 0			
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	4.0 6.0		6.0 8.0		4.5 6.5		ns	
t <sub>w</sub> (L)	MR Pulse Width, LOW	4.5		6.0		5.0		ns	
t <sub>rec</sub>	MR Recovery Time	6.0		8.0		7.0		ns	




FIGURE 1 — TEST LOAD




FIGURE 2 — PROPAGATION DELAYS FROM UP/DOWN CONTROL




FIGURE 3 — WAVEFORM FOR NON-INVERTING FUNCTIONS




FIGURE 4 — SETUP AND HOLD TIMES, RISING-EDGE CLOCK




FIGURE 5 — PROPAGATION DELAYS FROM RISING-EDGE CLOCK OR ENABLE




FIGURE 6 — ASYNCHRONOUS SET, RESET, PARALLEL LOAD OR CLEAR, ACTIVE RISING-EDGE CLOCK OR ACTIVE-LOW ENABLE




FIGURE 7 — 3-STATE OUTPUT LOW ENABLE AND DISABLE TIMES




FIGURE 8 — 3-STATE OUTPUT HIGH ENABLE AND DISABLE TIMES