MXIC

MX27C1000/1001

1M-BIT [128K x 8] CMOS EPROM

FEATURES

- 128K x 8 organization
- Single +5V power supply
- +12.5V programming voltage
- Fast access time: 45/55/70/90/100/120/150 ns
- Totally static operation
- Completely TTL compatible

- Operating current: 30mA
- Standby current: 100uA
- Package type:
  - 32 pin ceramic DIP, plastic DIP
  - 32 pin SOP
  - 32 pin PLCC
 - 32 pin TSOP

GENERAL DESCRIPTION

The MX27C1000/1001 is a 5V only, 1M-bit, ultraviolet Erasable Programmable Read Only Memory. It is organized as 128K words by 8 bits per word, operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing

EPROM programmers may be used. The MX27C1000/1001 supports an intelligent fast programming algorithm which can result in programming time of less than thirty seconds.

This EPROM is packaged in industry standard 32 pin dual-in-line packages, 32 lead PLCC , 32 lead SOP , and 32 lead TSOP packages.

## PIN CONFIGURATIONS

CDIP/PDIP/SOP

|				
VPP	1		32	VCC
A16	2		31	PGM
A15	3		30	NC
A12	4		29	A14
A7	5		28	A13
A6	6	MX27C1000	27	A8
A5	7		26	A9
A4	8		25	A11
A3	9		24	OE
A2	10		23	A10
A1	11		22	CE
A0	12		21	Q7
Q0	13		20	Q6
Q1	14		19	Q5
Q2	15		18	Q4
GND	16		17	Q3

CDIP/PDIP/SOP(MX27C1001)

VPP	1		32	VCC
OE	2		31	PGM
A15	3		30	NC
A12	4		29	A14
A7	5		28	A13
A6	6	MX27C1001	27	A8
A5	7		26	A9
A4	8		25	A11
A3	9		24	A16
A2	10		23	A10
A1	11		22	CE
A0	12		21	Q7
Q0	13		20	Q6
Q1	14		19	Q5
Q2	15		18	Q4
GND	16		17	Q3

PLCC

MX27C1000

TSOP(MX27C1000)

A11	1		32	OE
A9	2		31	A10
A8	3		30	CE
A13	4		29	Q7
A14	5		28	Q6
NC	6		27	Q5
PGM	7		26	Q4
VCC	8		25	Q3
VPP	9	MX27C1000	24	GND
A16	10		23	Q2
A15	11		22	Q1
A12	12		21	Q0
A7	13		20	A0
A6	14		19	A1
A5	15		18	A2
A4	16		17	A3

BLOCK DIAGRAM

PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A16	Address Input
Q0~Q7	Data Input/Output
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{PGM}$	Programmable Enable Input
VPP	Program Supply Voltage
NC	No Internal Connection
VCC	Power Supply Pin (+5V)
GND	Ground Pin

FUNCTIONAL DESCRIPTION

THE ERASURE OF THE MX27C1000/1001

The MX27C1000/1001 is erased by exposing the chip to an ultraviolet light source. A dosage of 15 W seconds/cm^2 is required to completely erase a MX27C1000/1001 This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms (Å) - with intensity of 12,000 uW/cm^2 for 15 to 20 minutes. The MX27C1000/1001 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MX27C1000/1001, and similar devices, will be cleared for all bits of their programmed states with light sources having wavelengths shorter than 4000 Å Although erasure times will be much longer than that with UV sources at 2537Å nevertheless the exposure to fluorescent light and sunlight will eventually erase the MX27C1000/1001 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

THE PROGRAMMING OF THE MX27C1000/1001

When the MX27C1000/1001 is delivered, or it is erased, the chip has all 1M bits in the "ONE" or HIGH state. "ZEROs" are loaded into the MX27C1000 through the procedure of programming.

For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp. When programming an MXIC EPROM, a 01.uF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.

FAST PROGRAMMING

The device is set up in the fast programming mode when the programming voltage VPP = 12.75V is applied, with VCC = 6.25 V and PGM = VIL(or OE = VIH) (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 100us pulse to the PGM input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = 5V ± 10%.

PROGRAM INHIBIT MODE

Programming of multiple MX27C1000/1001s in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for CE and OE, all like inputs of the parallel MX27C1000/1001 may be common. A TTL low-level program pulse applied to an MX27C1000/1001 CE input with VPP = 12.5 ± 0.5 V and PGM LOW will program that MX27C1000/1001. A high-level CE input inhibits the other MX27C1000/1001s from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with OE and CE at VIL, PGM at VIH, and VPP at its programming voltage.

AUTO IDENTIFY MODE

The auto identify mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and device type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the MX27C1000/1001.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C1000/1001, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

READ MODE

The MX27C1000/1001 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from CE to output (tCE). Data is available at the outputs tQE after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tACC - tQE.

STANDBY MODE

The MX27C1000/1001 has a CMOS standby mode which reduces the maximum VCC current to 100 uA. It is placed in CMOS standby when CE is at VCC ± 0.3 V. The MX27C1000/1001 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when CE is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation,
2. Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 uF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

MODE	PINS						
	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	A0	A9	VPP	OUTPUTS
Read	VIL	VIL	X	X	X	VCC	DOUT
Output Disable	VIL	VIH	X	X	X	VCC	High Z
Standby (TTL)	VIH	X	X	X	X	VCC	High Z
Standby (CMOS)	VCC±0.3V	X	X	X	X	VCC	High Z
Program	VIL	VIH	VIL	X	X	VPP	DIN
Program Verify	VIL	VIL	VIH	X	X	VPP	DOUT
Program Inhibit	VIH	X	X	X	X	VPP	High Z
Manufacturer Code(3)	VIL	VIL	X	VIL	VH	VCC	C2H
Device Code(27C1000)(3)	VIL	VIL	X	VIH	VH	VCC	0EH
Device Code(27C1001)(3)	VIL	VIL	X	VIH	VH	VCC	0FH

NOTES:
1. VH = 12.0 V ± 0.5 V
2. X = Either VIH or VIL
3. A1 - A8 = A10 - A16 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltage during programming.

FIGURE 1. FAST PROGRAMMING FLOW CHART

```
                                    START
                                      |
                          ADDRESS = FIRST LOCATION
                                      |
                             VCC = 6.25V
                             VPP = 12.75V
                                      |
                                   X = 0  <------------------+
                                      |                      |
                          PROGRAM ONE 100us PULSE  <---+     |
                                      |                |     |
                               INCREMENT X            |     |
                                      |                |     |
                                   X = 25?  --YES-->   |     |
                                      |                |     |
                                     NO           FAIL |     |
                                      |                |     |
                               VERIFY BYTE  ----FAIL---+     |
                                    ?                        |
                                      |                      |
                                    PASS                     |
                                      |                      |
    INCREMENT ADDRESS  <--NO--  LAST ADDRESS                 |
         |                            |                      |
         +----------------------------|----------------------+
                                     YES
                                      |
                             VCC = VPP = 5.25V
                                      |
                          VERIFY ALL BYTES  --FAIL-->  DEVICE FAILED
                                    ?
                                      |
                                    PASS
                                      |
                               DEVICE PASSED
```

INTERACTIVE SECTION

VERIFY SECTION

SWITCHING TEST CIRCUITS

DEVICE
UNDER
TEST

CL

6.2K ohm

1.8K ohm

+5V

DIODES = IN3064
OR EQUIVALENT

CL = 100 pF including jig capacitance(30pF for 45/55/70 ns parts)

SWITCHING TEST WAVEFORMS

AC driving levels

2.0V

0.8V

TEST POINTS

2.0V

0.8V

INPUT

OUTPUT

AC TESTING: AC driving levels are 2.4V/0.4V for commercial grade, 3.0V/0V for industrial grade.
Input pulse rise and fall times are ≤ 10ns.

AC driving levels

1.5V

TEST POINTS

1.5V

INPUT

OUTPUT

AC TESTING: (1) AC driving levels are 3.0V/0V for both commercial grade and industrial grade.
Input pulse rise and fall times are ≤ 10ns.
(2) For MX27C1000-45, MX27C1000/1001-55, MX27C1000/1001-70.

ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	-40ºC to 85ºC
Storage Temperature	-65ºC to 125ºC
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
A9 & Vpp	-0.5V to 13.5V

NOTICE:
Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
NOTICE:
Specifications contained within the following tables are subject to change.

DC/AC Operating Conditions for Read Operation

		MX27C1000/1001						
		-45*	-55	-70	-90	-10	-12	-15
Operating Temperature	Commercial	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃
	Industrial		-40℃ to 85℃	-40℃ to 85℃	-40℃ to 85℃	-40℃ to 85℃	-40℃ to 85℃	-40℃ to 85℃
Vcc Power Supply		5V ± 5%	5V ± 5%	5V ± 10%	5V ±10%	5V ± 10%	5V ± 10%	5V ± 10%

*Note:45ns for MX27C1000 only

DC CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.2	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	uA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	uA	$\overline{CE}$ = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	$\overline{CE}$ = VIH
ICC1	VCC Active Current		30	mA	$\overline{CE}$ = VIL, f=5MHz, Iout = 0mA
IPP	VPP Supply Current Read		10	uA	$\overline{CE}$ = VIL, VPP = 5.5V

CAPACITANCE TA = 25ºC, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance	8	12	pF	VIN = 0V
COUT	Output Capacitance	8	12	pF	VOUT = 0V
Vpp	VPP Capacitance	18	25	pF	VPP = 0V

AC CHARACTERISTICS

SYMBOL	PARAMETER	27C1000 -45 MIN.	27C1000 -45 MAX.	27C1000/1001 -55 MIN.	27C1000/1001 -55 MAX.	27C1000/1001 -70 MIN.	27C1000/1001 -70 MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		45		55		70	ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		45		55		70	ns	$\overline{OE} = VIL$
tOE	Output Enable to Output Delay		25		30		35	ns	$\overline{CE} = VIL$
tDF	$\overline{OE}$ High to Output Float, or $\overline{CE}$ High to Output Float	0	17	0	20	0	20	ns	
tOH	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ which ever occurred first	0		0		0		ns	

SYMBOL	PARAMETER	27C1000/1001 -90 MIN.	27C1000/1001 -90 MAX.	27C1000/1001 -10 MIN.	27C1000/1001 -10 MAX.	27C1000/1001 -12 MIN.	27C1000/1001 -12 MAX.	27C1000/1001 -15 MIN.	27C1000/1001 -15 MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		90		100		120		150	ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		90		100		120		150	ns	$\overline{OE} = VIL$
tOE	Output Enable to Output Delay		40		45		50		65	ns	$\overline{CE} = VIL$
tDF	$\overline{OE}$ High to Output Float, or $\overline{CE}$ High to Output Float	0	25	0	30	0	35	0	50	ns	
tOH	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ which ever occurred first	0		0		0		0		ns	

DC PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C

| SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	$\overline{CE} = \overline{PGM} = VIL$, $\overline{OE} = VIH$
VCC1	Fast Programming Supply Voltage	6.00	6.50	V	
VPP1	Fast Programming Voltage	12.5	13.0	V	

AC PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0		us	
tOES	$\overline{OE}$ Setup Time	2.0		us	
tDS	Data Setup Time	2.0		us	
tAH	Address Hold Time	0		us	
tDH	Data Hold Time	2.0		us	
tDFP	Output Enable to Output Float Delay	0	130	ns	
tVPS	VPP Setup Time	2.0		us	
tPW	$\overline{PGM}$ Program Pulse Width	95	105	us	
tVCS	VCC Setup Time	2.0		us	
tCES	$\overline{CE}$ Setup Time	2.0		us	
tOE	Data valid from $\overline{OE}$		150	ns	

WAVEFORMS
READ CYCLE

FAST PROGRAMMING ALGORITHM WAVEFORMS

ORDE.RING INFORMATION
CERAMIC PACKAGE

PART NO.	ACCESS TIME(ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(uA)	OPERATING TEMPERATURE	PACKAGE
MX27C1000DC-45	45	30	100	0℃ t0 70℃	32 Pin DIP
MX27C1000DC-55	55	30	100	0℃ t0 70℃	32 Pin DIP
MX27C1001DC-55	55	30	100	0℃ t0 70℃	32 Pin DIP
MX27C1001DC-70	70	30	100	0℃ t0 70℃	32 Pin DIP
MX27C1001DC-90	90	30	100	0℃ t0 70℃	32 Pin DIP
MX27C1001DC-10	100	30	100	0℃ t0 70℃	32 Pin DIP
MX27C1001DC-12	120	30	100	0℃ t0 70℃	32 Pin DIP
MX27C1001DC-15	150	30	100	-40℃ to 85℃	32 Pln DIP

PLASTIC PACKAGE

PART NO.	ACCESS TIME(ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(uA)	OPERATING TEMPERATURE	PACKAGE
MX27C1000PC-45	45	30	100	0℃ to 70℃	32 PIN DIP
MX27C1000MC-45	45	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-45	45	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-45	45	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1000PC-55	55	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-55	55	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-55	55	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-55	55	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-55	55	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-55	55	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-70	70	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-70	70	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-70	70	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-70	70	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-70	70	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-70	70	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-90	90	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-90	90	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-90	90	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-90	90	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-90	90	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-90	90	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-10	100	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-10	100	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-10	100	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-10	100	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-10	100	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-10	100	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-12	120	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-12	120	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-12	120	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-12	120	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-12	120	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-12	120	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-15	150	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-15	150	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-15	150	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-15	150	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-15	150	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-15	150	30	100	0℃ to 70℃	32 Pin DIP

ORDER INFORMATION(CONTINUED)
PLASTIC PACKAGE

PART NO.	ACCESS TIME(ns)	OPERATING CURRENT MAX.(mA)	STANDBY CURRENT MAX.(uA)	OPERATING TEMPERATURE	PACKAG
MX27C1000PI-55	55	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-55	55	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-55	55	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-55	55	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-70	70	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-70	70	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-70	70	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-70	70	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-90	90	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-90	90	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-90	90	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-90	90	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-12	120	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-12	120	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-12	120	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-12	120	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-15	150	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000MI-12	120	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-15	150	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-15	150	30	100	-40℃ to 85℃	32 Pin TSOP

PACKAGE INFORMATION

32-PIN CERDIP(MSI) WITH WINDOW (600mil)

ITEM	MILLIMETERS	INCHES
A	42.26 max.	1.665 max.
B	1.90 ± .38	.075 ± .015
C	2.54 [TP]	.100 [TP]
D	.46 [REF]	.018 [REF]
E	38.07	1.500
F	1.42 [REF]	.056 [REF]
G	3.43 ± .38	.135 ± .015
H	.96 ± .43	.038 ± .017
I	4.06	.160
J	5.00	.203
K	15.58 ± .13	.614 ± .005
L	13.20 ± .38	.520 ± .015
M	.25 [REF]	.010 [REF]
N	ø8.12	ø.320

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.

32-PIN PLASTIC DIP(600 mil)

ITEM	MILLIMETERS	INCHES
A	42.13 max.	1.660 max.
B	1.90 [REF]	.075 [REF]
C	2.54 [TP]	.100 [TP]
D	.46 [Typ.]	.018 [Typ.]
E	38.07	1.500
F	1.27 [Typ.]	.050 [Typ.]
G	3.30 ± .25	.130 ± .010
H	.51 [REF]	.020 [REF]
I	3.94 ± .25	.155 ± .010
J	5.33 max.	.210 max.
K	15.22 ± .25	.600 ± .010
L	13.97 ± .25	.550 ± .010
M	.25 [Typ.]	.010 [Typ.]

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.

PACKAGE INFORMATION(Continued)

32-PIN PLASTIC SOP (450 mil)

| ITEM	MILLIMETERS	INCHES
A	20.95 max.	.825 max.
B	1.00 [REF]	.039 [REF]
C	1.27 [TP]	.050 [TP]
D	.40 [Typ.]	.016 [Typ.]
E	.05 min.	.002 min.
F	3.05 max.	.120 max.
G	2.69 ± .13	.106 ± .005
H	14.12 ± .25	.556 ± .010
I	11.30 ± .13	.445 ± .005
J	1.42	.056
K	.20 [Typ.]	.008 [Typ.]
L	.79	.031

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.

32-PIN PLASTIC LEADED CHIP CARRIER (PLCC)

ITEM	MILLIMETERS	INCHES
A	12.44 ± .13	.490 ± .005
B	11.50 ± .13	.453 ± .005
C	14.04 ± .13	.553 ± .005
D	14.98 ± .13	.590 ± .005
E	1.93	.076
F	3.30 ± .25	.130 ± .010
G	2.03 ± .13	.080 ± .005
H	.51 ± .13	.020 ± .005
I	1.27 [Typ.]	.050 [Typ.]
J	.71[REF]	.028[REF]
K	.46 [REF]	.018 [REF]
L	10.40/12.94 (W) (L)	.410/.510 (W) (L)
M	.89 R	.035 R
N	.25 (TYP.)	.010 (TYP.)

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.

PACKAGE INFORMATION

32-PIN PLASTIC TSOP

ITEM	MILLIMETERS	INCHES
A	20.0 ± .20	.078 ± .006
B	18.40 ± .10	.724 ± .004
C	8.20 max.	.323 max.
D	0.15 [Typ.]	.006 [Typ.]
E	.80 [Typ.]	.031 [Typ.]
F	.20 ± .10	.008 ± .004
G	.30 ± .10	.012 ± .004
H	.50 [Typ.]	.020 [Typ.]
I	.45 max.	.018 max.
J	0 ~ .20	0 ~ .008
K	1.00 ± .10	.039 ± .004
L	1.27 max.	.050 max.
M	.50	.020
N	19.00	.748
O	0 ~ 5	.500

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at a maximum material condition.

Revision History

Revision No.	Description	Page	Date
5.0	1) Reduce operating current change from 40mA to 30mA.		5/28/1997
	2) Eliminate Interactive Programming Mode.		
	3) Add 27C1001 pin configuration.		
5.1	IPP 100uA --> 10uA		8/08/1997
5.2	Change TSOP Orientation		4/09/1998
5.3	27C1000CDIP 70/90/100/120/150ns speed grades deleted from ordering information.		5/07/1998
5.4	Add 55ns speed grade parts for industrial grade	P6,7,13	5/10/1999