

August 1991

**N-Channel Enhancement-Mode  
Power MOS Field-Effect Transistor**
**Features**


- 3A, 400V
- $r_{DS(on)} = 1\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

**Description**


The 2N6800 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from an integrated circuit.

The 2N6800 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.

**Package**

 TO-205AF  
BOTTOM VIEW

**Terminal Diagram**

N-CHANNEL ENHANCEMENT MODE


**Absolute Maximum Ratings ( $T_C = +25^\circ C$ ) Unless Otherwise Specified**

	2N6800	UNITS
Drain-Source Voltage .....	$V_{DS}$	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) .....	$V_{DGR}$	V
Continuous Drain Current		
$T_C = +25^\circ C$ .....	$I_D$	A
$T_C = +100^\circ C$ .....	$I_D$	A
Pulsed Drain Current .....	$I_{DM}$	A
Gate-Source Voltage .....	$V_{GS}$	V
Continuous Source Current .....	$I_S$	A
Pulse Source Current .....	$I_{SM}$	A
Maximum Power Dissipation		
$T_C = +25^\circ C$ (See Figure 14) .....	$P_D$	W
Above $T_C = +25^\circ C$ , Derate Linearly (See Figure 14) .....	0.20*	W/ $^\circ C$
Inductive Current, Clamped .....	$I_{LM}$	A
( $L = 100\mu H$ )		
Operating and Storage Junction Temperature Range .....	$T_J, T_{STG}$	$^\circ C$
Maximum Lead Temperature for Soldering .....	$T_L$	$^\circ C$
(0.063" (1.6mm) from case for 10s)	300*	

\*JEDEC registered values

# Specifications 2N6800

## Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$\text{BV}_{\text{DSS}}$ Drain - Source Breakdown Voltage	400*	—	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 0.25\text{ mA}$
$\text{V}_{\text{GS(th)}}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 0.5\text{ mA}$
$\text{I}_{\text{GSS}}$ Gate - Source Leakage Forward	—	—	100*	nA	$\text{V}_{\text{GS}} = 20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$
$\text{I}_{\text{GSS}}$ Gate - Source Leakage Reverse	—	—	100*	nA	$\text{V}_{\text{GS}} = -20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$
$\text{I}_{\text{DSS}}$ Zero Gate Voltage Drain Current	—	—	250*	$\mu\text{A}$	$\text{V}_{\text{DS}} = 400\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
	—	—	1000*	$\mu\text{A}$	$\text{V}_{\text{DS}} = 320\text{V}, \text{V}_{\text{GS}} = 0\text{V}, T_C = 125^\circ\text{C}$
$\text{V}_{\text{DS(on)}}$ On-State Voltage <sup>a</sup>	—	—	3.0*	V	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 3.0\text{A}$
$\text{R}_{\text{DS(on)}}$ Static Drain-Source On-State Resistance <sup>a</sup>	—	0.8	1.0*	$\Omega$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 2.0\text{A}, T_A = 25^\circ\text{C}$
	—	—	2.4*	$\Omega$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 2.0\text{A}, T_A = 125^\circ\text{C}$
$\text{V}_{\text{SD}}$ Diode Forward Voltage <sup>a</sup>	0.70*	—	1.4*	V	$T_C = 25^\circ\text{C}, I_S = 3.0\text{A}, V_{\text{GS}} = 0\text{V}$
$\text{g}_{\text{fs}}$ Forward Transconductance <sup>a</sup>	2.0*	3.5	6.0*	S/(W)	$\text{V}_{\text{DS}} = 5\text{V}, \text{I}_D = 2.0\text{A}$
$\text{C}_{\text{iss}}$ Input Capacitance	350*	700	900*	pF	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = 25\text{V}, f = 1.0\text{ MHz}$
$\text{C}_{\text{oss}}$ Output Capacitance	50*	150	300*	pF	See Fig. 10
$\text{C}_{\text{rss}}$ Reverse Transfer Capacitance	20*	40	80*	pF	
$t_{\text{d(on)}}$ Turn-On Delay Time	—	—	30*	ns	$\text{V}_{\text{DD}} \approx 176\text{V}, \text{I}_D = 2.0\text{A}, Z_0 = 50\Omega$
$t_r$ Rise Time	—	—	35*	ns	See Fig. 15
$t_{\text{d(off)}}$ Turn-Off Delay Time	—	—	55*	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	—	35*	ns	
SOA Safe Operating Area	25	—	—	W	$\text{V}_{\text{DS}} = 200\text{V}, \text{I}_D = 125\text{ mA}$ , See Fig. 16.
	25	—	—	W	$\text{V}_{\text{DS}} = 8.3\text{V}, \text{I}_D = 3.0\text{A}$ , See Fig. 16.

## Thermal Resistance

$R_{\text{thJC}}$ Junction-to-Case	—	—	5.0*	$^\circ\text{C}/\text{W}$	
$R_{\text{thJA}}$ Junction-to-Ambient	—	—	175	$^\circ\text{C}/\text{W}$	Free Air Operation

## Source-Drain Diode Switching Characteristics (Typical)

$t_{\text{rr}}$ Reverse Recovery Time	600	ns	$T_J = 150^\circ\text{C}, I_F = 3.0\text{A}, dI/dt = 100\text{A}/\mu\text{s}$
$Q_{\text{RR}}$ Reverse Recovered Charge	4.0	$\mu\text{C}$	$T_J = 150^\circ\text{C}, I_F = 3.0\text{A}, dI/dt = 100\text{A}/\mu\text{s}$
$t_{\text{on}}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .		

\* JEDEC registered value

<sup>a</sup> Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

4

N-CHANNEL  
POWER MOSFETS




Fig. 1 - Typical output characteristics.






Fig. 2 - Typical transfer characteristics.


# 2N6800




**Fig. 3 - Typical saturation characteristics.**




**Fig. 4 - Maximum safe operating area.**



**Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.**



**Fig. 6 - Typical transconductance versus drain current.**



**Fig. 7 - Typical source-drain diode forward voltage.**




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.




Fig. 14 - Power versus temperature derating curve.




Fig. 15 - Switching time test circuit.




Fig. 16 - Safe operating test circuit.