

512K x 32 Static RAM Module

3

Features

- **High-density 16-megabit SRAM module**
- **32-bit standard footprint supports from 16Kx32 through 1Mx32**
- **High-speed CMOS SRAMs**
 - Access time of 25 ns
- **Low active power**
 - 4.4W (max.) at 25 ns
- **Compatible with CYM1821, CYM1831, CYM1836, CYM1841, and CYM1851 JEDEC modules**
- **Available in 72-pin ZIP or SIMM/Angled SIMM**

Functional Description


The CYM1846 is a high-performance 16-megabit static RAM module organized as 512K words by 32 bits. This module is constructed from four 512K x 8 SRAMs in SOJ packages mounted on an epoxy laminate substrate. Four chip selects are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of the chip selects.

The CYM1846 is designed for use with standard 72-pin SIMM socket and ZIP/Angled SIMM

footprint. The pinout is compatible with the 64-pin JEDEC ZIP/SIMM module family (CYM1821, CYM1831, CYM1836, and CYM1841) and the 72-pin CYM1851. Thus, a single motherboard design can be used to accommodate memory depth ranging from 16K words (CYM1821) to 1024K words (CYM1851). The standard SIMM can be used in Angled SIMM sockets.

Presence detect pins (PD₀ – PD₃) are used to identify module memory density in applications where modules with alternate word depths can be interchanged.

Logic Block Diagram



Selection Guide

| | 1846-25 | 1846-30 | 1846-35 |
|--------------------------------|---------|---------|---------|
| Maximum Access Time (ns) | 25 | 30 | 35 |
| Maximum Operating Current (mA) | 800 | 800 | 800 |
| Maximum Standby Current (mA) | 240 | 240 | 240 |

Maximum Ratings

Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)

| | | |
|---|-------|---------------------------|
| Storage Temperature | | -55°C to +125°C |
| Ambient Temperature with Power Applied | | -10°C to +85°C |
| Supply Voltage to Ground Potential | | -0.5V to +7.0V |
| DC Voltage Applied to Outputs in High Z State | | -0.5V to +V _{CC} |

DC Input Voltage -0.5V to +7.0V

Operating Range

| Range | Ambient Temperature | V _{CC} |
|------------|---------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|------------------|--|--|------|-----------------------|------|
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4.0 mA | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} + 0.3 | V |
| V _{IL} | Input LOW Voltage | | -0.5 | 0.8 | V |
| I _{IX} | Input Load Current | GND ≤ V _I ≤ V _{CC} | -10 | +10 | µA |
| I _{OZ} | Output Leakage Current | GND ≤ V _O ≤ V _{CC} , Output Disabled | -10 | +10 | µA |
| I _{CC} | V _{CC} Operating Supply Current | V _{CC} = Max., I _{OUT} = 0 mA, CS _N ≤ V _{IL} | | 800 | mA |
| I _{SB1} | Automatic CS Power-Down Current ^[1] | Max. V _{CC} , CS ≥ V _{IH} , Min. Duty Cycle = 100% | | 240 | mA |
| I _{SB2} | Automatic CS Power-Down Current ^[1] | Max. V _{CC} , CS ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V, or V _{IN} ≤ 0.2V | | 40 | mA |

Capacitance^[2]




| Capacitance | | | | |
|------------------|--|---|------|------|
| Parameter | Description | Test Conditions | Max. | Unit |
| C _{INA} | Input Capacitance (WE, OE, A ₁₁ -I ₈) | $T_A = 25^\circ\text{C}$, f = 1 MHz, V _{CC} = 5.0V | 40 | pF |
| C _{INB} | Input Capacitance (CS) | | 20 | pF |
| C _{OUT} | Output Capacitance | | 20 | pF |

Notes:


- Notes:**

 1. A pull-up resistor to V_{CC} on the \overline{CS} input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
 2. Tested on a sample basis.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT




Switching Characteristics Over the Operating Range^[3]

| Parameter | Description | 1846-25 | | 1846-30 | | 1846-35 | | Unit |
|----------------------------------|-------------------------------------|---------|------|---------|------|---------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| READ CYCLE | | | | | | | | |
| t _{RC} | Read Cycle Time | 25 | | 30 | | 35 | | ns |
| t _{AA} | Address to Data Valid | | 25 | | 30 | | 35 | ns |
| t _{OHA} | Data Hold from Address Change | 5 | | 5 | | 5 | | ns |
| t _{ACS} | CS LOW to Data Valid | | 25 | | 30 | | 35 | ns |
| t _{DOE} | OE LOW to Data Valid | | 15 | | 20 | | 25 | ns |
| t _{LZOE} | OE LOW to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High Z | | 12 | | 12 | | 12 | ns |
| t _{LZCS} | CS LOW to Low Z ^[4] | 10 | | 10 | | 10 | | ns |
| t _{HZCS} | CS HIGH to High Z ^[4, 5] | | 12 | | 12 | | 12 | ns |
| t _{PD} | CS HIGH to Power-Down | | 25 | | 30 | | 35 | ns |
| WRITE CYCLE^[6] | | | | | | | | |
| t _{WC} | Write Cycle Time | 25 | | 30 | | 35 | | ns |
| t _{SCS} | CS LOW to Write End | 20 | | 25 | | 30 | | ns |
| t _{AW} | Address Set-Up to Write End | 20 | | 25 | | 30 | | ns |
| t _{HA} | Address Hold from Write End | 3 | | 3 | | 3 | | ns |
| t _{SA} | Address Set-Up to Write Start | 2 | | 2 | | 2 | | ns |
| t _{PWE} | WE Pulse Width | 20 | | 25 | | 30 | | ns |
| t _{SD} | Data Set-Up to Write End | 15 | | 15 | | 20 | | ns |
| t _{HD} | Data Hold from Write End | 2 | | 2 | | 2 | | ns |
| t _{LZWE} | WE HIGH to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High Z ^[5] | 0 | 12 | 0 | 12 | 0 | 12 | ns |


Notes:

3. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
4. At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
5. t_{HZCS} and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ± 500 mV from steady-state voltage.


6. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

Switching Waveforms
Read Cycle No. 1^[7, 8]


1846-4

Switching Waveforms (continued)
Read Cycle No. 2^[7, 9]


1846-5

Write Cycle No. 1 (\overline{WE} Controlled)^[6]


1846-6

Notes:

7. \overline{WE} is HIGH for read cycle.
 8. Device is continuously selected, $\overline{CS} = V_{IL}$, and $\overline{OE} = V_{IL}$.


9. Address valid prior to or coincident with \overline{CS} transition LOW.



CYPRESS

PRELIMINARY

CYM1846

Switching Waveforms (continued)**Write Cycle No. 2 (\overline{CS} Controlled)^[6, 10]**

1846-7

3

Note:

10. If \overline{CS} goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Truth Table

| CS | WE | OE | Inputs/Output | Mode |
|-----------|-----------|-----------|----------------------|---------------------|
| H | X | X | High Z | Deselect/Power-Down |
| L | H | L | Data Out | Read |
| L | L | X | Data In | Write |
| L | H | H | High Z | Deselect |

Ordering Information

| Speed (ns) | Ordering Code | Package Type | Package Type | Operating Range |
|-----------------------|----------------------|-------------------------|----------------------------|----------------------------|
| 25 | CYM1846PM-25C | PM21 | 72-Pin Plastic SIMM Module | Commercial |
| | CYM1846PZ-25C | PZ11 | 72-Pin Plastic ZIP Module | |
| 30 | CYM1846PM-30C | PM21 | 72-Pin Plastic SIMM Module | Commercial |
| | CYM1846PZ-30C | PZ11 | 72-Pin Plastic ZIP Module | |
| 35 | CYM1846PM-35C | PM21 | 72-Pin Plastic SIMM Module | Commercial |
| | CYM1846PZ-35C | PZ11 | 72-Pin Plastic ZIP Module | |

Document #: 38-M-00073