



#### **FEATURES**

- · INMOS' high performance CMOS
- · Advanced Process 1.6 Micron Design Rules
- 8K x 8 Bit Organization
- 45, 55, 70, 100 and 120 ns Address Access Times
- 45, 55, 70, 100 and 120 ns Chip Enable Access Times
- · Fully TTL Compatible
- · Common Data Inputs and Outputs
- Single +5V ± 10% Operation
- Standard 28 Pin 600-mil DIP, 28-Lead SOIC and Skinny DIP Package
- · Battery Backup Operation 2V Data Retention

# IMS1630L CMOS High Performance 8K x 8 Static RAM


#### DESCRIPTION

The INMOS IMS1630L is a high performance 8Kx8 CMOS Static RAM.


The IMS1630L features fully static operation requiring no external clocks or timing strobes, with equal access and cycle times. The IMS1630L provides two Chip Enable functions (E1, E2) to place the device into a reduced power standby mode.

In the low power battery backup data retention mode, the IMS1630L consumes typically 10µA at 2 volts supply.

## PIN CONFIGURATION




#### LOGIC SYMBOL



## PIN NAMES

A <sub>0</sub> - A <sub>12</sub>	ADDRESS INPUTS	Vcc	POWER (+5V)
w	WRITE ENABLE	Vcc	GROUND
VQ1-VO8	DATA IN/OUT	-	
Ē1, E2	CHIP ENABLE		
Ğ	OUTPUT ENABLE		

### BLOCK DIAGRAM



## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on any pin relative to Vs	s2.0 to 7.0V
Voltage on I/O	1.0 to (Vcc+0.5)
Temperature Under Bias	55° C to 125°C
Storage Temperature	65° C to 150°C
Power Dissipation	1W
DC Output Current	25mA
One output at a time, one second duration)	

\*Stresses greater than those listed under \*Absolute Maximum Ratings\* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage	0	0	0	V	
Vи	Input Logic "1" Voltage	2.0		Vcc+0.5	٧	All inputs
٧L	Input Logic "0" Voltage	-1.0*		0.8	V	All inputs
TA	Ambient Operating Temperature	0		70	°C	400 linear ft/min air flow

<sup>\*</sup>ViLmin = -3 0 volts for pulse width <20ns, note b

### DC ELECTRICAL CHARACTERISTICS (0°C \( \text{TA} \( \text{ } 70°C \) (Vcc = 5.0V \( \text{ } 10% \))a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lcc <sub>1</sub>	Average Vcc Power Supply Current		90	mA	tavav = tavav (min)
lcc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		20	mA	Ē1 ∠ ViH or E2≤VIL. All other inputs at ViN ≤ VIL or ∠ VIH
lcc3	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		8	mA	Ē1 ≥ (Vcc - 0.2V) or E2 ≤ 0.2V. All other inputs at Vin ≤ 0.2 or ≥ (Vcc - 0.2V)
Icc4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		10	mA	Ē1 ≥ (Vcc - 0.2V) or E2 ≤ 0.2V. Inputs cycling at Vin ≤ 0.2 or ≥ (Vcc - 0.2V)
lilk	Input Leakage Current (Any Input)		±1	μА	Vcc = max VIN = Vss to Vcc
lolk	Off State Output Leakage Current		±5	μА	Vcc = max Vin = Vss to Vcc
Vон	Output Logic "1" Voltage	2.4		٧	Іон = -4mA
Vol	Output Logic "0" Voltage		0.4	٧	IoL = 8mA

Note a: lcc is dependent on output loading and cycle rate, the specified values are obtained with the outputs unloaded.

#### AC TEST CONDITIONS

Input Pulse Levels	/ss to 3V
I Input Rise and Fall Times	5ns
Input and Output Timing Reference Leve	ls1.5V
Output LoadSee	Figure 1

## CAPACITANCE<sup>b</sup> (TA=25°C, f=1.0 MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
Cin	Input Capacitance	5	рF	$\Delta V = 0$ to 3V
Соит	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note b This parameter is sampled and not 100% tested

## RECOMMENDED AC OPERATING CONDITIONS (0°C $\le$ Ta $\le$ 70°C) (Vcc = 5.0V $\pm$ 10%) READ CYCLE<sup>g</sup>

	SYME	BOL	PARAMETER	163	IMS IMS 630L- 45 55		OL-	163	VIS 10L- 70	163	11S OL- DO	163	1S OL- 20	1 - Z C	N O T E
No	Stan'd	Alt,	FRAMETEN	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	МАХ	s	S
1	t E1LQV	1 ACS	Chip Enable Access Time		45		55		70		100		120	ns	
2	t E2HQV	t ACS	Chip Enable Access Time		45		55		70		100		120	ns	Ш
3	tAVAV	t RC	Read Cycle Time	45		55		70		100		120		ns	С
4	tAVQV	t aa	Address Access Time		45		55		70		100		120	ns	ď
5	tGLQV	t OE	O/P Enable to Data Valid		20		20		35		40		50	ns	
6	tAXQX	t OH	O/P Hold After Addr's Ch'ge	5	1	5		10		10		10		ns	
7	t E1LQZ	1 LZ	Chip Enable to O/P Active	5		5		10		10		10		ns	
В	1E1HQZ	t HZ	Chip Disable to O/P Inactive	0	20	0	25	0	25	0	35	0	40	ns	t, j
9	t E2HQZ	tLZ	Chip Enable to O/P Active	5		5		10		10		10		ns	
10	t <sub>E2LOZ</sub>	† HZ	Chip Disable to O/P Inactive	0	20	0	25	0	25	0	35	0	40	ns	t, j
11	t GLQX	t LZ	O/P Enable to O/P Active	5		5		5		5		5		ns	
12	t GHQZ	t HZ	O/P Disable to O/P Inactive	0	20	0	25	0	25	0	35	0	40	ns	f, j
13	t E1HICCH	tPU	Chip Enable to Power Up	0		0		0		0		0		ns	
14	t E1LICCL	tPD	Chip Enable to Power Down		20		20		20		25		30	ns	j
15	t E2HICCH	tPU	Chip Enable to Power Up	0		0		0		0		0		ns	J
16	† E2LICCL	tPD	Chip Disable to Power Down		20		20		20		25		30	ns	J
17		tΤ	I/P Rise and Fall Times		50		50		50		50		50	ns	е, ј

Note c: For READ CYCLE 1 & 2,  $\overline{W}$  is high for entire cycle.


Note d: Device is continuously selected; E1 low, G low and E2 high.

Note e: Measured between Vi∟ max and Viн min.


Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g:  $\bar{E}1$ , E2,  $\bar{G}$  and  $\bar{W}$  must transition between  $V_{IH}$  to  $V_{IL}$  or  $V_{IL}$  to  $V_{IH}$  in a monotonic fashion.

Note j: Parameter guaranteed but not tested.



## READ CYCLE 2°



## **RECOMMENDED AC OPERATING CONDITIONS** (0°C $\le$ Ta $\le$ 70°C) (Vcc = 5.0V $\pm$ 10%)

## WRITE CYCLE 1: W CONTROLLED9.h

	SYM	BOL	PARAMETER	IMS 1630L- 45		IMS 1630L- 55		IMS 1630L- 70		IMS 1630L- 100		IMS 1630L- 120		NIT	NOTE
No	Stan'd	Alt.		MIN	MAX	MIN	мах	MIN	MAX	MIN	MAX	MIN	MAX	s	s
18	tAVAV	t WC	Write Cycle Time	45		55		70		100		120		ns	
19	tWLWH	t WP	Write Pulse Width	35		40		40		60		70		ns	
20	tE1LWH	t CW	Chip Enable 1 to End of Write	35		40		40		60		70		ns	
21	t <sub>E2HWH</sub>	t cw	Chip Enable 2 to End of Write	35		40		40		60		70		ns	
22	tDVWH	t DW	Data Setup to End of Write	20		20		20		40		40		ns	
23	tWHDX	t DH	Data Hold after End of Write	0		0		0		0		0		ns	
24	tAVWH	t AW	Address Setup to End of Write	35		40		40		80		85		лs	
25	tAVWL	t AS	Address Setup to Start of Write	0		0		0		0		0		ns	
26	tWHAX	t WR	Address Hold after End of Write	0		0		0		O.		0		ns	
27	tWLQZ	t WZ	Write Enable to Output Disable	0	20	0	20	0	20	0	35	0	40	ns	f,j
28	XQHWJ	t OW	Output Active After End of Write	5		5		5		5		5		ns	1,]

## WRITE CYCLE 2: E1 OR E2 CONTROLLED9,h

	SYMB	OL	PARAMETER	1630	IMS 1630L- 45		IMS 1630L- 55		IMS 1630L- 70		IMS 1630L- 100		IMS 1630L- 120		NOTE
No	Stan'd	Alt.		MIN	MAX	MIN	MAX	МІМ	MAX	MIN	мах	MIN	мах	s	s
29	tAVAV	t WC	Write Cycle Time	45		55		70		100		120		ns	Г
30	tWLE1H	t WP	Write Pulse Width	35		40		40		60		70		ns	
31	tE1LE1H	tcw	Chip Enable 1 to End of Write	35		40		40		60		70		ns	
32	†E2HE2L	t <sub>CW</sub>	Chip Enable 2 to End of Write	35		40		40		60		70		ns	
33	tDVE1H	t DW	Data Setup to End of Write	20		20		20		40		40		ns	
34	tE1HDX	t DH	Data Hold after End of Write	0		0		0		0		0		ns	
35	tAVE1H	t AW	Address Setup to End of Write	35		40		40		80		85		ns	
36	tE1HAX	t wr	Address Hold after End of Write	0		0		0		0		0		ns	
37	tAVE1L	t as	Address Setup to Start of Write	0		0		0		0		0		ns	
38	tWLQZ	t WZ	Write Enable to Output Disable	0	20	0	20	0	20	0	30	0	35	ns	f,j

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E1, E2,  $\overline{G}$  and  $\overline{W}$  must transition between V<sub>IH</sub> to V<sub>IL</sub> or V<sub>IL</sub> to V<sub>IH</sub> in a monotonic fashion.

Note h:  $\bar{E}1$ , or  $\bar{W}$  must be  $\geq V_{H}$  or  $\bar{E}2$  must be  $\leq V_{L}$  during address transitions.


Note i: If W is low when the later of £1 goes low or £2 goes high, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested.

## **WRITE CYCLE 1**



## **WRITE CYCLE 2**



#### **DEVICE OPERATION**

The IMS1630L has four control inputs, Chip Enable 1 ( $\overline{E}$ 1), Chip Enable 2 (E2), Write Enable ( $\overline{W}$ ) and Output Enable ( $\overline{G}$ ). There are also 13 address inputs (A0 -A12) and eight Data I/O lines (I/O 1 to I/O 8). The Enable inputs control device selection as well as active and standby modes. The  $\overline{W}$  input controls the mode of operation (Read or Write). The  $\overline{G}$  input controls only the state of the eight output drivers.

With both  $\overline{E}1$  low and  $\overline{E}2$  high, the device is selected and the 13 address inputs are decoded to select one 8-bit word out of 8K words. Read and Write operations on the memory cells are controlled by the  $\overline{W}$  input. With either  $\overline{E}1$  high or  $\overline{E}2$  low, the device is deselected, the outputs disabled and the power consumption is reduced to less that one-fourth of the active mode power.  $\overline{G}$  serves only to control the operation of the output drivers. When  $\overline{G}$  is high, the output drivers are in a high impedance state, independant of the  $\overline{E}1$ ,  $\overline{E}2$  and  $\overline{W}$  inputs.

#### **READ CYCLE**

A read cycle is defined as  $W \ge V \Vdash \min$  with  $\bar{E}1 \le V \Vdash \max$ ,  $E2 \ge V \Vdash \min$  and  $\bar{G} \le V \Vdash \max$ . Read access time is measured from the later of either  $\bar{E}1$  going low, E2 going high, valid address, or  $\bar{G}$  going low.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while  $\widetilde{E}1$  is low and E2 is high (with  $\widetilde{G}$  low). The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and the output remains valid for a minimum of tAXQX. As long as  $\widetilde{E}1$  remains low and E2 is high, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by the later of E1 going low, E2 going high or G going low. As long as address is stable when the later of E1 goes low or E2 goes high, valid data is at the output at the later of tE1LQV, tE2HQV or tGLQV. If address is not valid when the later of E1 goes low or E2 goes high, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

The  $\overline{G}$  signal controls the output buffer.  $\overline{G}$  is required to be low (along with  $\overline{E}1$  low and E2 high) in order for I/O1 - I/O 8 to be active.

#### WRITE CYCLE

The write cycle of the IMS1630L is initiated by the later of  $\bar{E}1$  or  $\bar{W}$  to transition from a high to a low or E2 transitioning from low to high. The  $\bar{G}$  control will remove bus contention if held high throughout the duration of the write cycle. If  $\bar{G}$  is low during a  $\bar{W}$  controlled write cycle (Write Cycle 1), the output buffer will be turned on by the later of  $t\bar{E}1LQX$  after the falling edge of  $\bar{E}1$  or  $t\bar{E}2HQX$  after the rising edge of E2. The output buffer is then turned off within  $t\bar{W}LQZ$  of the falling edge of

 $\overline{W}$ . During this interval, it is possible to have bus contention between devices with common input/output connections. Therefore the recommended mode of operation is to keep  $\overline{G}$  high during the write cycle. During a write cycle, data on the inputs is written into the selected cells and the outputs are floating.

For any write cycle, tAVWL, tAVE1L, or 1AVE2H must be met, depending on whether  $\overline{E}1$ , E2 or  $\overline{W}$  is the last to transition. After either  $\overline{W}$  or  $\overline{E}1$  goes high or E2 goes low to terminate the write cycle, addresses may change. If address set-up and hold times are not met, contents of other cells may be altered in unpredictable ways. The fidelity of the  $\overline{W}$  control signal is very important Excessive ringing on high to low transitions may cause signals to rise above VIL max, violating the minimum  $\overline{W}$  pulse width specification - tWLWH.

WRITE CYCLE 1 waveform shows a write cycle terminated by  $\overline{W}$  going high. Data set-up and hold times are referenced to the rising edge of  $\overline{W}$ . When  $\overline{W}$  goes high while  $\overline{E}_1$  is low and  $E_2$  is high, the outputs remain in a high impedance state (unless  $\overline{G}$  is low). If  $\overline{G}$  is low when  $\overline{W}$  goes high at the end of a write cycle the data read from the memory will be the same as the data just written into the memory. Thus, no data bus contention will occur.

WRITE CYCLE 2 waveform shows a write cycle terminated by the later E1 going high or E2 going low. Data setup and hold times are referenced to the later of the rising edge of E1 or the falling edge of E2. With either E1 high or E2 low the outputs remain in the high impedance state

When using WRITE CYCLE 1 proper management of the  $\overline{G}$  control signal will avoid bus contention. If  $\overline{G}$  is low when  $\overline{W}$  goes high (with  $\overline{E}1$  low and E2 high) the output buffers will be active tWHQX after the rising edge of  $\overline{W}$  Data out will be the same as the data just written, unless the address changes. If input data from the previous cycle is still valid after the address changes, contention may result. Contention may also result if the device is selected  $(\overline{E}1$  low, E2 high,  $\overline{G}$  low) before  $\overline{W}$  goes low and input data is valid early in the cycle. The recommended mode of operation is to keep  $\overline{G}$  high except when reading data from the device, thus avoiding bus contention.

### TTL VS. CMOS INPUTLEVELS

The INMOS 1630L is fully compatible with TTL input levels. The input circuitry of the IMS1630L is designed for maximum speed and also for conversion of TTL level signals to the CMOS levels required for internal operation. The IMS1630L consumes less power when CMOS levels are used instead of TTL levels. The lower CMOS loc specifications (Icc3 and Icc4) may be achieved by using CMOS levels. The power consumption will be lower at typical TTL levels than at the worst case levels.



#### POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1630L. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components, so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 µF and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the drivers and prevent loss of operating margin due to differential ground noise.

#### **TERMINATION**

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically. A resistor of predetermined value may not properly terminate the transmission line.

Proper power distribution techniques, including adequate use of decoupling capacitors, and proper termination of TTL drive outputs are some of the most importantly of basic guidelines that need to be followed when designing and building a memory board. The guidelines are intended to maintain the operating margins of all devices on the memory board by providing a quiet environment free of noise spikes, undershoot, and excessive ringing. It is wise to verify signal fidelity by observation utilising a wideband oscilloscope and probe.


DATA RETENTION (L version only) (0°C ≤ TA ≤ 70°C)

DATABLE	ENTION (L Version only) (o C	2 IA 2 /(	<i>,</i> 0)			
SYMBOL	PARAMETER	MIN	TYP*	MAX	UNITS	NOTES
V <sub>DR</sub>	Data Retention Voltage	2.0			volts	$V_{\text{IN}} \le 0.2 \text{V or} \ge (\text{Vcc -0.2V}) \ \overline{\text{E}} \ge (\text{Vcc -0.2V})$
ICCDR1	Data Retention Current		10_	100	μА	VCC = 3.0 volts
ICCDR2	Data Retention Current		5	70	μА	V <sub>CC</sub> = 2.0 volts
†EHVCCL	Deselect Time (tCDR)	0			пs	j,k
TVCCHEL	Recovery Time (t <sub>R</sub> )	1 RC			ns	j,k (t <sub>RC</sub> = Read Cycle Time)


Typical data retention parameters at 25 °C

Note j: Parameter guaranteed but not tested

Note k: Supply recovery rate should not exceed 100mV per10µs from VDR to VCC min



Туре	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
C	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
ĸ	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
P	Plastic DIP	solder
s	Sidebraze ceramic DIP	gold
Т	(Skinny) Flat-pack	solder
w	Ceramic LCC	gold
Y	(Skinny) Flat-pack	gold





Ĕ1	E2	w	G	I/O	MODE
Н	Х	Х	х	HI-Z	Standby (Isb)
×	L	Х	×	HI-Z	Standby (Isb)
L	Н	Н	н	HI-Z	Output disable
L	Н	н	L	Dout	Read
L	Н	L	х	DIN	Write

## **ORDERING INFORMATION**

DEVICE	SPEED	PACKAGE	PART NUMBER
IMS1630	45ns	PDIP	IMS1630LP45
	45ns	SOIC	IMS1630LH45
	45ns	Skinny DIP	IMS1630LP45Z
	55ns	PDIP	IMS1630LP55
	55ns	SOIC	IMS1630LH55
	55ns	Skinny DIP	IMS1630LP55Z
	70ns	PDIP	IMS1630LP70
	70ns	SOIC	IMS1630LH70
	70ns	Skinny DIP	IMS1630LP70Z
	100ns	PDIP	IMS1630LP10
	100ns	SOIC	IMS1630LH10
	100ns	Skinny DIP	IMS1630LP10Z
	120ns	PDIP	IMS1630LP12
	120ns	SOIC	IMS1630LH12
	120ns	Skinny DIP	IMS1630LP12Z

## **PACKAGING INFORMATION**





#### 28 Pin Skinny DIP Inches Dim — D -Min Max Min Max .130 3.302 1.016 **A**1 .040 0.406 .457 .016 .020 В1 .045 .055 1.143 1.397 D 1.345 1.355 34,163 3,442 Ē .300 .325 7.62 8.255 е1 .100 Тур 2.54 Тур s .020 .030 .508 .762 – E →

