




LOW VOLTAGE 4 Megabit (512K x 8) UV EPROM and OTP EPROM

- LOW VOLTAGE READ OPERATION: 3V to 5.5V
- FAST ACCESS TIME: 120ns
- LOW POWER "CMOS" CONSUMPTION:
 - Active Current 15mA
 - Standby Current 20 μA
- PROGRAMMING VOLTAGE: 12.75V
- PROGRAMMING TIMES of AROUND 48sec. (PRESTO II ALGORITHM)
- M27V401 is PROGRAMMABLE as M27C4001 with IDENTICAL SIGNATURE



DESCRIPTION

The M27V401 is a low voltage, low power 4 Megabit UV erasable and electrically programmable EPROM, ideally suited for handheld and portable microprocessor systems requiring large programs. It is organized as 524,288 by 8 bits.

The M27V401 operates in the read mode with a supply voltage as low as 3V. The decrease in operating power allows either a reduction of the size of the battery or an increase in the time between battery recharges.

The M27V401 can also be operated as a standard 4 Megabit EPROM (similar to M27C4001) with a 5V power supply.

Table 1. Signal Names

A0 - A18	Address Inputs		
Q0 - Q7 Data Outputs			
Ē	Chip Enable		
G	Output Enable		
V _{PP}	Program Supply		
Vcc	Supply Voltage		
Vss	Ground		

Figure 1. Logic Diagram




Figure 2A. DIP Pin Connections




Figure 2C. TSOP Pin Connections





Figure 2B. LCC Pin Connections



DESCRIPTION (cont'd)

The Window Ceramic Frit-Seal Dual-in-Line and Leadless Chip Carrier packages have transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure. For applications where the content is programmed only one time and erasure is not required, the M27V401 is offered in both Plastic Leaded Chip Carrier and Plastic thin Small Outline packages.

DEVICE OPERATION

The modes of operation of the M27V401 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

Read Mode

The M27V401 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} (2)	Input or Output Voltages (except A9)	–2 to 7	V
Vcc	Supply Voltage	-2 to 7	٧
V _{A9} ⁽²⁾	A9 Voltage	-2 to 13.5	٧
V _{PP}	Program Supply Voltage	-2 to 14	٧

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

2. Minimum DC voltage on Input or Output is −0.5V with possible undershoot to −2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_C +2V for a period less than 20ns.

Table 3. Operating Modes

Mode	Ē	ī	A9	V _{PP}	Q0 - Q7
Read	VIL	V _{IL}	×	V _{CC} or V _{SS}	Data Out
Output Disable	V _{IL}	V _{iH}	Х	V _{CC} or V _{SS}	Hi-Z
Program	V _{IL} Pulse	V _{IH}	Х	V _{PP}	Data In
Verify	ViH	VIL	х	V _{PP}	Data Out
Program Inhibit	ViH	V _{IH}	х	V _{PP}	Hi-Z
Standby	ViH	Х	X	V _{CC} or V _{SS}	Hi-Z
Electronic Signature	ViL	VIL	V _{ID}	Vcc	Codes

Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$

Table 4. Electronic Signature

Identifier	Α0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	Vı∟	0	0	1	0	0	0	0	0	20h
Device Code	ViH	0	1	0	0	0	0	0	1	41h

addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}) . Data is available at the output after a delay of \underline{t}_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

Standby Mode

The M27V401 has a standby mode which reduces the active current from 15mA to $20\,\mu\text{A}$ with low

voltage operation V $_{CC} \le 3.2 \text{V}$ (30mA to $100\,\mu\text{A}$ with a supply of 5.5V), see Read Mode DC Characteristics Table for details. The M27V401 is placed in the standby mode by applying a CMOS high signal to the \vec{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \vec{G} input.

Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (1) $(T_A = 25 \, {}^{\circ}C, f = 1 \, MHz)$

Symbol	Parameter	Test Condition	Min	Max	Unit
Cin	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

Table 7. Read Mode DC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 3.3V \pm 10\%; V_{PP} = V_{CC})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±10	μА
ILO	Output Leakage Current	0V≤ V _{OUT} ≤ V _{CC}		±10	μА
lcc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, I_{OUT} = 0 mA,$ $f = 5 MHz, V_{CC} \le 3.2 V$		15	mA
100	очения в при	$\overline{E} = V_{IL}, \overline{G} = V_{IL}, I_{OUT} = 0 mA,$ $f = 5 MHz, V_{CC} = 5.5 V$		30	mA
Icc1	Supply Current (Standby) TTL	E = V _{IH}		1	mA
lcc2	Supply Current (Standby)	\overline{E} > V _{CC} $-$ 0.2V, V _{CC} \leq 3.2V		20	μА
1002	CMOS	$\overline{E} > V_{CC} - 0.2V$, $V_{CC} = 5.5V$		100	μА
lpp	Program Current	V _{PP} = V _{CC}		10	μА
V _{IL}	Input Low Voltage		-0.3	0.8	٧
V _{IH} ⁽²⁾	Input High Voltage		2	V _{CC} + 1	٧
V _{OL}	Output Low Voltage	b _L = 2.1mA		0.4	٧
V _{OH}	Output High Voltage TTL	bн = -400 µА	2.4		٧
▼OH	Output High Voltage CMOS	bн = −100μ A	V _{CC} - 0.7V		٧

Notes: 1. V_{CC} must be applied simultaneously with or before ∀_P and removed simultaneously or after ∀_P.

2. Maximum DC voltage on Output is ∀_C +0.5V

Table 8A. Read Mode AC Characteristics $^{(1)}$ (T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 3.3V \pm 10%; V_{PP} = V_{CC})

				M27V401				
Symbol	Alt	Parameter	arameter Test Condition		-120 ⁽³⁾		-150	
				Min	Max	Min	Max	
t _{AVQV}	tacc	Address Valid to Output Valid	$\overline{E} = V_L, \overline{G} = V_{IL}$		120		150	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_L$		120		150	ns
tGLQV	toe	Output Enable Low to Output Valid	== VL		60		80	ns
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	G = VL	0	50	0	50	ns
t _{GHQZ} (2)	tor	Output Enable High to Output Hi-Z	E = VL	0	50	0	50	ns
taxax	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before ¥_P and removed simultaneously or after ¥_P
2. Sampled only, not 100% tested.
3. In case of 120ns speed see High Speed AC Measurement conditions.

Table 8B. Read Mode AC Characteristics (1)


 $(T_A = 0 \text{ to } 70^{\circ}\text{C or } -40 \text{ to } 85^{\circ}\text{C}; V_{CC} = 3.3\text{V} \pm 10\%; V_{PP} = V_{CC})$

	Alt	Parameter	Test Condition					
Symbol	~	T didilictor			-180 -2		:00	Unit
				Min	Max	Min	Max	
tavav	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{L}, \overline{G} = V_{IL}$		180		200	ns
tELQV	tce	Chip Enable Low to Output Valid	G = V _L		180		200	ns
t _{GLQV}	toe	Output Enable Low to Output Valid	Ē = VL		90		100	ns
t _{EHQZ} (2)	tor	Chip Enable High to Output Hi-Z	G = VL	0	50	0	70	ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z		0	50	0	70	ns
taxqx	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before ∀_P and removed simultaneously or after ∀_P.

2. Sampled only, not 100% tested

Figure 5. Read Mode AC Waveforms



System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.

The associated transient voltage peaks can be suppressed by complying with the two line output

control and by properly selected decoupling capacitors. It is recommended that a 0.1 μF ceramic capacitor be used on every device between V $_{CC}$ and Vss. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 9. Programming Mode DC Characteristics (1) $(T_A = 25 \text{ °C}; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12.75V \pm 0.25V)$

Symbol	Parameter	Test Condition	Min	Max	Unit
lu	Input Leakage Current	VIL ≤ VIN ≤ VIH		±10	μА
Icc	Supply Current			50	mA
IPP	Program Current	Ē = V _I L	_	50	mA
V_{IL}	Input Low Voltage		-0.3	0.8	٧
ViH	Input High Voltage		2	Vcc + 0.5	V
V _{OL}	Output Low Voltage	b _L = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	bн = −400µА	2.4		V
V _{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before ∀_P and removed simultaneously or after ∀_P.

Table 10. Programming Mode AC Characteristics (1) $(T_A = 25 \text{ °C}; V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; V_{PP} = 12.75 \text{V} \pm 0.25 \text{V})$

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVPL}	tas	Address Valid to Program Low		2		μs
tavpl	t _{DS}	Input Valid to Program Low		2		μs
t _{VPHPL}	t _{VPS}	V _{PP} High to Program Low		2		μs
tvcHPL	tvcs	V _{CC} High to Program Low		2		μs
telpl	t _{CES}	Chip Enable Low to Program Low		2	_	μs
tеген	tpw	Program Pulse Width		95	105	μs
t _{PHQX}	t _{DH}	Program High to Input Transition		2		μs
taxaL	toes	Input Transition to Output Enable Low		2		μs
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid			100	ns
t _{GHQZ} ⁽²⁾	t _{DFP}	Output Enable High to Output Hi-Z		0	130	ns
tghax	t _{AH}	Output Enable High to Address Transition		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before ¥_P and removed simultaneously or after ¥_P. 2. Sampled only, not 100% tested..




Figure 6. Programming and Verify Modes AC Waveforms

Programming

The M27V401 has been designed to be fully compatible with the M27C4001. As a result the M27V401 can be programmed as the M27C4001 on the same programmers applying 12.75V on V $_{\rm PP}$ and 6.25V on V $_{\rm CC}$. The M27V401 has the same electronic signature and uses the same PRESTO II algorithm .

When delivered (and after each erasure for UV EPROM), all bits of the M27V401 are in the "1" state. Data is introduced by selectively program-

ming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a "0" to a "1" is by die exposure to ultraviolet light (UV EPROM). The M27V401 is in the programming mode when V $_{PP}$ input is at 12.75V, \overline{G} at V_{IH} and \overline{E} is pulsed to $V_{IL}.$ The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

 $V_{CC} = 6.25V, V_{PP} = 12.75V$ n = 0E = 100µs Pulse NO NO VERIF ++ Addr YES NO Last FAIL Addr YES CHECK ALL BYTES 1st: $V_{CC} = 6V$ 2nd: $V_{CC} = 4.2V$ AI00760B

Figure 7. Programming Flowchart

PRESTO II Programming Algorithm

PRESTO II Programming Algorithm allows the whole array to be programmed, with a guaranteed margin, in a typical time of 52.5 seconds. Programming with PRESTO II involves in applying a sequence of 100 µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27V401s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27V401 may be common. A TTL low level pulse applied to a M27V401's \overline{E} input with V $_{PP}$ at 12.75V, will program that M27V401. A high level \overline{E} input inhibits the other M27V401s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at V_{II} , \overline{E} at V_{IH} , V_{PP} at 12.75V and V_{CC} at 6.25V.

On-Board Programming

The M27V401 can be directly programmed in the application circuit. See the relevant Application Note AN620.

Electronic Signature


The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25 °C \pm 5°C ambient temperature range that is required when programming the M27V401. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V401, with V $_{PP} = V_{CC} = 5V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during Electronic Signature mode.

Byte 0 (A0= V_{IL}) represents the manufacturer code and byte 1 (A0= V_{IH}) the device identifier code. For the SGS-THOMSON M27V401, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7. Note that the M27V401 and M27C4001 have the same identifier bytes .

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27V401 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 . It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V401 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V401 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V401 window to prevent unintentional erasure. The recommended erasure procedure for the M27V401 is exposure to short wave ultraviolet light which has a wavelength of 2537 . The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 μW/cm² power rating. The M27V401 should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ORDERING INFORMATION SCHEME



Note: 1. High Speed, see AC Characteristics section for further information.


For a list of available options (Speed, Package, Temperature Range, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

FDIP32W - 32 pin Ceramic Frit-seal DIP, with window

Symb		mm			inches	
Syllib	Тур	Min	Max	Тур	Min	Max
Α			5.71			0.225
A1		0.50	1.78	_	0.020	0.070
A2		3.90	5.08		0.154	0.200
В		0.40	0.55		0.016	0.022
B1		1.27	1.52		0.050	0.060
С	,	0.22	0.31		0.009	0.012
D			42.78			1.684
E		15.40	15.80		0.606	0.622
E1		14.50	14.90		0.571	0.587
e1	2.54	_	_	0.100		
e3	38.10	_		1.500		-
eA		16.17	18.32		0.637	0.721
L		3.18	4.10		0.125	0.161
S		1.52	2.49		0.060	0.098
	9.65	_	_	0.380		+
α		4	15		4	15
Z		32			32	


FDIP32W



LCCC32W - 32 lead Leadless Ceramic Chip Carrier, with window

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α			2.28			0.090	
В		0.51	0.71		0.020	0.028	
D		11.23	11.63		0.442	0.458	
E		13.72	14.22		0.540	0.560	
е	1.27	_	_	0.050	-	-	
e1		0.39	_		0.015	_	
e2	7.62	-	_	0.300	-	_	
e3	10.16	_	_	0.400	****	_	
h	1.02	_	_	0.040	_	-	
j	0.51	_	-	0.020	-	_	
L		1.14	1.40		0.045	0.055	
L1		1.96	2.36		0.077	0.093	
K		10.50	10.80		0.413	0.425	
K1		8.03	8.23		0.316	0.324	
N	32			32			


LCCC32W



PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α		2.54	3.56		0.100	0.140	
A1		1.52	2.41		0.060	0.095	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		12.32	12.57		0.485	0.495	
D1		11.35	11.56		0.447	0.455	
D2		9.91	10.92		0.390	0.430	
E		14.86	15.11		0.585	0.595	
E1		13.89	14.10		0.547	0.555	
E2		12.45	13.46		0.490	0.530	
е	1.27	_	_	0.050	_	-	
Ν	32			32			
Nd	7			7			
Ne	9			9			
СР	_		0.10			0.004	


PLCC32



TSOP32 - 32 lead Plastic Thin Small Outline, 8 x 20mm

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α			1.20			0.047	
A1		0.05	0.17		0.002	0.006	
A2		0.95	1.50		0.037	0.059	
В		0.15	0.27		0.006	0.011	
С		0.10	0.21		0.004	0.008	
D		19.80	20.20		0.780	0.795	
D1		18.30	18.50		0.720	0.728	
E		7.90	8.10		0.311	0.319	
е	0.50	_	_	0.020	_	-	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
N	32			32			
СР			0.10			0.004	

TSOP32



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1996 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

