## INTEGRATED CIRCUITS

# DATA SHEET

# TDA8741; TDA8741H Satellite sound circuit with noise reduction

Product specification Supersedes data of November 1992 File under Integrated Circuits, IC02

October 1994

# **Philips Semiconductors**



**PHILIPS** 

TDA8741; TDA8741H

### **FEATURES**

- Demodulation of main audio signal using wide band PLL (lock range selectable)
- Demodulation of secondary audio signals using wide band PLL
- Noise reduction of the secondary audio signals
- Output selection: stereo, language 1, language 2, main audio and external
- Mute control
- · Line outputs (SCART level).

### **APPLICATIONS**

- · Satellite receivers
- TV sets
- · Video recorders.

### **GENERAL DESCRIPTION**

The TDA8741; TDA8741H is a multi-function sound IC for use in satellite receivers, television sets and video recorders. The pin numbers given in parenthesis throughout this document refer to the QFP44 package.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT			
Supply									
V <sub>P</sub>	supply voltage		8	12	13.2	٧			
Main chann	Main channel								
V <sub>IN3(rms)</sub>	input sensitivity pin 18 (14) (RMS value)	S/N(A) = 40 dB	-	1.0	2.0	mV			
$\Delta f_{\sf OM}$	lock range PLL demodulator								
	either		5.5	-	7.5	MHz			
	or		10.0	_	11.5	MHz			
V <sub>OM</sub>	output voltage pin 23 (19)		-9	-6	-4	dBV			
S/N(A)	signal-to-noise ratio	A-weighted	62	70	_	dB			
Secondary	channels		-						
V <sub>IN1,IN2(rms)</sub>	input sensitivity pins 8 and 16 (3 and 11) (RMS value)	S/N(A) = 40 dB	_	0.8	1.5	mV			
Δf <sub>OS1,2</sub>	lock range PLL demodulators		10.0	_	11.5	MHz			
V <sub>OR,OL</sub>	output voltage pins 24 and 25 (20 and 21)		-8	6	<b>-4</b>	dBV			
S/N(A)	signal-to-noise ratio	A-weighted	72	80	-	dB			
Crosstalk									
α <sub>S/M</sub>	crosstalk from secondary to main channel		_	74	-	dB			
α <sub>M/S</sub>	crosstalk from main to secondary channel		-	74	_	dB			
as/s	crosstalk between secondary channels		-	74	_	dB			

### ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA8741	SDIP42	plastic shrink dual in-line package; 42 leads (600 mil)	SOT270-1
TDA8741H	QFP44 <sup>(1)</sup>	plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 × 10 × 1.75 mm	SOT307-2


### Note

1. When using IR reflow soldering it is recommended that the Drypack instructions in the "Quality Reference Handbook" (order number 9398 510 63011) are followed.

October 1994

TDA8741; TDA8741H

### **BLOCK DIAGRAM**



TDA8741; TDA8741H


### **PINNING**

SYMBOL	PIN SDIP42	PIN QFP44	DESCRIPTION
n.c.	1	1	not connected
n.c.	2	5	not connected
n.c.	3	7	not connected
n.c.	4	9	not connected
n.c.	5	12	not connected
n.c.	6	39	not connected
MCS	7	2	main channel PLL lock-in range select/disable
IN-1	8	3	intercarrier input for secondary Channel 1 (left)
HFGND	9	4	ground for HF section
n.c.	10	40	not connected
SCD	11	6	secondary channels PLLs disable
n.c.	12	41	not connected
MUTE	13	8	mute switch
n.c.	14	42	not connected
O <sub>sel L</sub>	15	10	output select switch bit 1 (left)
IN-2	16	11	intercarrier input for secondary Channel 2 (right)
O <sub>sel R</sub>	17 -	13	output select switch bit 2 (right)
IN-3	18	14	intercarrier input for main channel
V <sub>REF</sub>	·19	15	decoupling capacitor for reference voltage
C <sub>D M</sub>	20	16	de-emphasis capacitor for main channel
C <sub>C M</sub>	21	17	audio pass-through capacitor input for main channel
V <sub>P</sub>	22	18	positive supply voltage
O <sub>M</sub>	23	19	main channel output
O <sub>R</sub>	24	20	right channel output
OL	25	21	left channel output
EXT/INT	26	22	output switch bit 3 (external/internal)
EXTR	27	23	external audio input (right)
EXTL	28	24	external audio input (left)
C <sub>ATT/REC</sub> R	29	25	attack/recovery capacitor (right)
RECTR	30	26	rectifier DC decoupling (right)
C <sub>NR D R</sub>	31	27	noise reduction de-emphasis capacitor (right)
CDR	32	28	fixed de-emphasis capacitor (right)
C <sub>C R</sub>	33	29	audio pass-through capacitor input for right channel
AFGND	34	30	ground for AF section
CCL	35	31	audio pass-through capacitor input for left channel
CDL	36	32	fixed de-emphasis capacitor (left)
C <sub>NR D L</sub>	37	33	noise reduction de-emphasis capacitor (left)
RECTL	38	34	rectifier DC decoupling (left)
C <sub>ATT/REC</sub> L	39	35	attack/recovery capacitor (left)


October 1994 4

TDA8741; TDA8741H

SYMBOL	PIN SDIP42	PIN QFP44	DESCRIPTION	
C <sub>DC L</sub>	40	36	DC decoupling capacitor (left)	
C <sub>DC M</sub>	41	37	DC decoupling capacitor (main)	
C <sub>DC R</sub>	42	38	DC decoupling capacitor (right)	
n.c.	-	43	not connected	
n.c.	_	44	not connected	



October 1994



TDA8741; TDA8741H

### **FUNCTIONAL DESCRIPTION**

### Satellite sound

The baseband signal coming from a satellite tuner contains the demodulated video signal plus a number of sound carriers to facilitate reception of a PAL/NTSC/SECAM satellite signal.

Nearest to the video signal is the main sound carrier which carries the single channel sound related to the video. This is an FM modulated carrier with a fixed pre-emphasis. The carrier frequency can be in the range of 5.8 to 6.8 MHz.

Additionally, a number of optional secondary sound carriers may be present which can be used for stereo or multi-language sound related to the video, or for unrelated radio sound. These carriers are also FM modulated, but for better sound quality (improved signal-to-noise performance) broadcast satellites (e.g. 'ASTRA') use a noise reduction system (adaptive pre-emphasis circuit, combined with a fixed pre-emphasis).

These secondary carrier frequencies can be in the range of 6.30 to 8.28 MHz. For accurate tuning to the many sound carriers an external frequency synthesizer and mixer is used to transpose the sound carriers to intermediate frequencies of 10.7 and 10.52 MHz.

The TDA8741; H contains all circuitry for processing the main channel and for two secondary channels, from IF signal to line (SCART) output drivers. The desired frequencies can be routed to the TDA8741; H via bandpass filters.

### Main channel (see Fig.1)

The lock-in range of the main channel PLL can be switched between 5.5 to 7.5 MHz, PLL off and 10.0 to 11.5 MHz using the MCS signal at pin 7 (2) [when pin 7 (2) is at logic 0, being a voltage from 0 to 1.2 V, the lock-in range = 5.5 to 7.5 MHz; when pin 7 (2) is at logic 1, being a voltage from 3.5 V until  $V_P$ , the lock-in range = 10.0 to 11.5 MHz; when pin 7 (2) is in the mid voltage position, being a voltage from 1.8 to 2.8 V, the main channel PLL is switched off]. The voltage is then determined by the resistor divider at this pin between  $V_P$  and ground.

If only one fixed carrier frequency for the main channel is to be demodulated (e.g. 6.5 MHz), the lock-in range of the PLL should be switched to 5.5 to 7.5 MHz. The baseband signal is applied to the main channel input, pin 18 (14) via a 6.5 MHz ceramic bandpass filter. Alternatively, if there is a requirement to demodulate different main channel frequencies, these frequencies can be transferred to a fixed intermediate frequency (e.g. 10.7 MHz) using an

external mixer and oscillator-frequency synthesizer. In this event the lock-in range of the PLL should be switched to 10.0 to 11.5 MHz. The IF signal is applied to the main channel input, pin 18 (14) via a 10.7 MHz ceramic bandpass filter.

The filtered signal is AC-coupled to a limiter/amplifier and then to a PLL demodulator. The PLL FM demodulator ensures that the demodulator is alignment-free. High gain and DC error signals from the PLL, which are superimposed on the demodulator output, require DC decoupling. A buffer amplifier is used to amplify the signal to the same level as the secondary channels and decouples DC using an electrolytic capacitor connected to pin 41 (37). The demodulator output signal is fed to pin 20 (16) via an internal resistor. The output signal can be de-emphasized by means of this resistor and an external capacitor connected to ground.

Capacitor value = de-emphasis time constant per 1500 (for 50  $\mu$ s: 33 nF).

From here the signal is fed to the output selectors. The signal is amplified to 500 mV (RMS) (i.e. -6 dBV) in the output amplifiers.

### Secondary channels

An external mixer and oscillator frequency synthesizer transfers the secondary sound carriers to fixed intermediate frequencies e.g. 10.7 and 10.52 MHz. Two secondary channel inputs are available at pins 8 and 16 (3 and 11). The signals are routed to the inputs via external ceramic bandpass filters which are tuned to the required intermediate frequencies.

For stereo applications the TDA8741; TDA8741H contains two identical secondary sound processing channels. Secondary Channel 1 will also be referred to as 'LEFT' or 'LANGUAGE 1' and secondary Channel 2 will also be referred to as 'RIGHT' or 'LANGUAGE 2'.

From the inputs the signals are coupled to limiter/amplifiers and then to the PLL demodulators. Processing is similar to the main channel. The demodulator output signal is amplified in a buffer amplifier and DC decoupled using electrolytic capacitors connected to pins 40 (36) (left) and 42 (38) (right). The output level is set with a resistor connected in series with the capacitor.

High frequency components in the amplified PLL output signal are filtered out in the audio LPF block (4th order Butterworth low-pass filter) to prevent unwanted influence on the noise reduction.

October 1994

TDA8741; TDA8741H

### Noise reduction (NR)

The noise reduction can be regarded as an input level-dependent low-pass filter (adaptive de-emphasis system) followed by a fixed de-emphasis. With maximum input level (0 dB) the frequency response of the first part (i.e. without the fixed de-emphasis) is virtually flat. As the input level is lowered by x-dB, the higher output frequencies will be reduced an extra x-dB with respect to the lower frequencies (1:2 expansion).

The NR output signal is fed to pin 36 (32) (left) and pin 32 (28) (right) via an internal resistor.

Fixed de-emphasis is achieved by these resistors and external capacitors connected to ground. The signals are DC decoupled via pins 36/35 (32/31) and 32/33 (28/29) and then routed to the output selectors.

### **OUTPUT SELECTION**

With the output selector (see Table 1) the outputs at pins 25 and 24 (21 and 20) can be switched to the different channels. Both outputs can be switched to both secondary channels, to the main channel and to the external inputs at pin 28 and 27 (24 and 23) for IC chaining purposes.

Pin 23 (19) is a separate output which delivers the main channel only, thereby creating the possibility of having three different output channels simultaneously e.g. for use in hi-fi VCRs.

The outputs at pins 25 and 24 (21 and 20) can be muted by setting the MUTE signal at pin 13 (8) to logic 1 (switch positions 6 and 7).

The output at pin 23 (19) can be muted by setting the MUTE signal and the EXT/INT signal at pin 26 (22) both logic 1 (switch position 7).

All outputs at pins 23, 24 and 25 (19, 20 and 21) are line drivers with SCART level capability and are short-circuit protected by 125  $\Omega$  output resistors.

Output level of all channels = -6 dBV typical when frequency deviation of FM signal is 54% of maximum frequency deviation (i.e.  $0.54 \times 85$  kHz = 46 kHz for the main channel and  $0.54 \times 50$  kHz = 27 kHz for the secondary channels) at 1 kHz modulation frequency (reference level).

### **ABBREVIATIONS**

 $f_{MOD}$  = modulating frequency.

 $\Delta f_{M}$  = frequency deviation of the main Channel.

 $\Delta f_{S1}$  = frequency deviation of secondary Channel 1 (left).

 $\Delta f_{S2}$  = frequency deviation of secondary Channel 2 (right).

 $f_{OM}$  = carrier frequency of main Channel.

f<sub>OS1</sub> = carrier frequency of secondary Channel 1.

 $f_{OS2}$  = carrier frequency of secondary Channel 2.

LPF = Low-Pass Filter.

NR = Noise Reduction.

PLL = Phase-Locked-Loop.

TDA8741; TDA8741H

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage	note 1	0	13.2	V
VI	input voltage level on pins 8 and 16 (3 and 11)	note 2	0	1	V
V <sub>n</sub>	voltage on pins 11, 13, 15, 17, 20, 21, 23 to 26, 31, 33, 35, 37, 40, 41, and 42 (6, 8, 10, 13, 16, 17, 19, 20 to 22, 27, 29, 31, 33, 36, 37 and 38)	note 2	0	9	V
V <sub>n</sub>	voltage on pins 7, 18, 19, 27 to 30, 32, 36, 38 and 39 (2, 14, 15, 23 to 26, 28, 32, 34 and 35)	note 1	0	V <sub>P</sub>	V
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	operating ambient temperature		-20	+70	°C

### **Notes**

- 1. All voltages referenced to ground pins 9 and 34 (4 and 30).
- 2. All voltages referenced to ground pins 9 and 34 (4 and 30). These voltages must not exceed  $V_P$  or maximum value at any time.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air		
	SDIP42	53	K/W
	QFP44	69	K/W

### DC CHARACTERISTICS

All voltages referenced to ground at pins 9 and 34 (4 and 30). Measured in test circuit Fig.4;  $V_P = 12 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ;  $\Delta f_M = \Delta f_{S1} = \Delta f_{S2} = 0 \text{ kHz}$  (no modulation);  $f_{OM} = 6.5 \text{ MHz}$ ;  $f_{OS1} = 10.7 \text{ MHz}$ ;  $f_{OS2} = 10.52 \text{ MHz}$ ; HF level at pin 18 (14): 40 mV (RMS); HF level at pins 8 and 16 (3 and 11): 20 mV (RMS); MCS = logic 0 [ $V_7$  ( $V_2$ ) = 0 V]; SCD = logic 0 [ $V_{11}$  ( $V_6$ ) = 0 V]; unless otherwise specified.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>P</sub>	supply voltage	8.0	12	13.2	V
lp	supply current	_	38	45	mA
P <sub>tot</sub>	total power dissipation	_	-	600	mW
Vn	voltage on pins 20, 21, 23, 24, 25, 27, 28, 30, 32, 33, 35, 36 and 38 (16, 17, 19, 20, 21, 23, 24, 26, 28, 29, 31, 32 and 34)	_	3.8	-	V
$V_{REF}$	input reference voltage on pin 19 (15)	3.7	3.8	3.9	٧
V <sub>IN1,IN2</sub>	voltage on pins 8 and 16 (3 and 11)	-	0	_	V
V <sub>CDCL,CDCR</sub>	voltage on pins 40 and 42 (36 and 38)	-	3.0	_	٧
V <sub>CDCM</sub>	voltage on pin 41 (37)	<b>-</b>	2.8	-	V
lina	input current at pin 18 (14)	-	_	1	μΑ

TDA8741; TDA8741H

### **AC CHARACTERISTICS**

All voltages referenced to ground at pins 9 and 34 (4 and 30). Measured in test circuit Fig.4;  $V_P = 12 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ ;  $f_{MOD} = 1 \text{ kHz}$ ;  $f_{OM} = 6.5 \text{ MHz}$ ;  $\Delta f_{M} = 46 \text{ kHz}$ ;  $\Delta f_{S1} = \Delta f_{S2} = 27 \text{ kHz}$  (reference levels);  $f_{OS1} = 10.7 \text{ MHz}$ ;  $f_{OS2} = 10.52 \text{ MHz}$ ; HF level at pin 18 (14): 40 mV (RMS); HF level at pins 8 and 16 (3 and 11): 20 mV (RMS); MCS = logic 0 [V<sub>7</sub> (V<sub>2</sub>) = 0 V]; SCD = logic 0 [V<sub>11</sub> (V<sub>6</sub>) = 0 V]; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Main channel - HF input pin 18 (14) and limiter							
V <sub>IN3(rms)</sub>	input sensitivity (RMS value)	S/N(A) = 40 dB	_	1.0	2.0	mV	
V <sub>IN3(rms)</sub>	input signal level (RMS value)		_	-	200	mV	
R <sub>IN3</sub>	input resistance		-	15	-	kΩ	
Main channel - PLL FM	l demodulator and DC decouplin	g amplifier					
fcco	free-running frequency		-	6.5	<b>-</b>	MHz	
		MCS = logic 1		10.7	-	MHz	
Δf <sub>OM</sub>	lock range of PLL	note 1	5.5	_	7.5	MHz	
		MCS = logic 1; note 1	10.0	_	11.5	MHz	
R <sub>CDM</sub>	output resistance for 50 μs de-emphasis pin 20 (16)	,	1.24	1.5	1.7	kΩ	
V <sub>CDM</sub>	output voltage pin 20 (16)		-18.5	-16.0	-14.5	dBV	
ΔV <sub>CDM</sub>	spread of PLL output voltage over lock range pin 20 (16)		-	-	±1	dB	
Rccм	input resistance of output amplifier pin 21 (17)		95	150	200	kΩ	
Main channel - overall	performance (output selector in	position 4)	•	•			
V <sub>OM,OR,OL</sub>	output voltage pins 23, 24 and 25 (19, 20 and 21)	all PLLs locked	-9	-6 ·	-4	dBV	
THD	total harmonic distortion	all PLLs locked	-	0.1	0.5	%	
S/N(A)	signal-to-noise ratio	A-weighted; all PLLs locked	62	70	_	dB	
V <sub>OM (15 kHz)</sub> V <sub>OM (1 kHz)</sub>	15 kHz frequency response with respect to 1 kHz pin 23 (19)	no de-emphasis connected	-0.5	0	+0.5	dB	
R <sub>OM,OR,OL</sub>	output resistance pins 23, 24 and 25 (19, 20 and 21)	~	92	125	150	Ω	
α <sub>S/M</sub>	crosstalk attenuation from secondary channels to main	note 2	_	74	-	dB	
MUTE <sub>att</sub>	mute attenuation	output selector in position 7	74	_	_	dB	
SVRR	supply voltage ripple rejection	$V_{RR} = 100 \text{ mV}; f_i = 70 \text{ Hz}$	_	35	_	dB	
Secondary channels 1	and 2 - HF inputs pins 8 and 16	(3 and 11) and limiters					
V <sub>IN1,IN2(rms)</sub>	input sensitivity (RMS value)	S/N(A) = 40 dB	_	0.8	1.5	mV	
V <sub>i(rms)</sub>	input signal level (RMS value)		-	_	200	mV	
R <sub>IN1,IN2</sub>	input resistance		280	330	380	Ω	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Secondary channels 1	and 2 - PLL FM demodulators				•	
fcco1	free running frequency PLL1		_	10.7	_	MHz
fcco2	free running frequency PLL2		-	10.52		MHz
Δf <sub>OS1/2</sub>	lock range of PLLs	note 3	10	_	11.5	MHz
R <sub>S1,S2</sub>	series resistance for optimum frequency response adjustment		0	0.68	2.2	kΩ
V <sub>CDCL,CDCR(rms)</sub>	PLL output voltage pins 40 and 42 (36 and 38) (RMS value)	pins to be left open-circuit	_	9	-	mV
ΔV <sub>CDCL,CDCR</sub>	spread of PLL output voltage over lock range		_	_	±1	dB
Secondary channels - o	overall performance of LPF and	NR (output selectors in po	sition	1)		
Ro	output resistance for 75 µs de-emphasis pins 36 and 32 (32 and 28)		1.9	2.3	2.6	kΩ
R <sub>i</sub>	input resistance of output amplifiers pins 35 and 33 (31 and 29)		95	150	200	kΩ
V <sub>OL,OR</sub>	output voltage level pins 25 and 24 (21 and 20)	note 4	-8	6	-4	dBV
UBS	unbalance voltage outputs pins 25 and 24 (21 and 20)	note 4	-1	-	+1	dB
THD	total harmonic distortion	note 4	_	0.1	0.5	%
S/N(A)	signal-to-noise ratio	A-weighted; note 4	72	80	_	dB
R <sub>o</sub>	output resistance pins 25 and 24 (21 and 20)	note 4	92	125	150	Ω
MUTE <sub>att</sub>	mute attenuation	output selector in position 6; note 4	74	_	-	dB
α <sub>S/S</sub>	crosstalk attenuation between secondary channels	note 5	_	74	-	dB
α <sub>M/S</sub>	crosstalk attenuation from main channel to secondary	note 6	-	74	-	dB
V <sub>offset(DC)</sub>	DC offset voltage on attack/recovery capacitors pins 29, 39 (25, 35)	all PLLs locked; $\Delta f = 0$	14	16	20	mV
SVRR	supply voltage ripple rejection	$V_{RR} = 100 \text{ mV}; f_i = 70 \text{ Hz}$	-	25		dB
Secondary channels -	low-pass filter pins 38 and 30 (3	4 and 26)				
V <sub>RECTL</sub> , RECTR (50 kHz) V <sub>RECTL</sub> , RECTR (1 kHz)	50 kHz frequency response with respect to 1 kHz	note 7	-25	-16	-9	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Secondary channels	- noise reduction pins 25 and 24 (	21 and 20); note 4				
V <sub>OL,OR</sub>	output voltage at 0 dB noise reduction input level	$\Delta f_{S1} = \Delta f_{S2} = 50 \text{ kHz};$ no fixed de-emphasis connected	<b>-1</b>	+1	+3	dBV
V <sub>OL, OR (15 kHz)</sub> V <sub>OL, OR (1 kHz)</sub>	15 kHz frequency response with respect to 1 kHz at 0 dB noise reduction input level	$\Delta f_{S1} = \Delta f_{S2} = 50 \text{ kHz};$ no fixed de-emphasis connected	-2	0	+2	dB
Vol, or	output voltage at -20 dB noise reduction input level	$\Delta f_{S1} = \Delta f_{S2} = 5 \text{ kHz};$ no fixed de-emphasis connected	-29	-26	-23	dBV
V <sub>OL, OR (15 kHz)</sub> V <sub>OL, OR (1 kHz)</sub>	15 kHz frequency response with respect to 1 kHz at20 dB noise reduction input level	$\Delta f_{S1} = \Delta f_{S2} = 5 \text{ kHz};$ no fixed de-emphasis connected	-13	-11.5	-10	dB
External inputs - pin	28 (24) (left) and pin 27 (23) (right)	- overall performance (ou	itput se	elector	in posit	ion 5)
V <sub>EXTR,EXTL</sub>	input signal level			-	6	dBV
Ri	input resistance		95	150	200	kΩ
V <sub>OL,OR</sub>	output level	$V_{EXTR, EXTL} = -6 \text{ dBV}$	-6.5	-6.0	-5.5	dBV
THD	total harmonic distortion	$V_{EXTR, EXTL} = -6 \text{ dBV};$ $f_i = 1 \text{ kHz}$	_	-	0.1	%
S/N(A)	signal-to-noise ratio	A-weighted; V <sub>EXTR, EXTL</sub> = -6 dBV	80	-	_	dB
$\alpha_{L/R}, \alpha_{R/L}$	crosstalk	f <sub>i</sub> = 1 kHz		80	-	dB
Secondary channels	PLLs disable [SCD pin 11 (6)]; pin	11 (6) left open-circuit = l	logic H	GH		
V <sub>IL</sub>	LOW level input voltage		0	-	1.2	٧
V <sub>IH</sub>	HIGH level input voltage		3.5	-	9	٧
Ri	input resistance	connected to V <sub>P</sub>	65	100	130	kΩ
Output selector cont 17, 26, 13 and 7 (10,	rol circuit (see also Table 1) and m 13, 22, 8 and 2) MOS inputs and si	ain channel PLL lock-in se nould not be left open-circ	elect (N auit	ICS pin	7 (2)];	pins 15,
V <sub>IL</sub>	LOW level input voltage limits		0	-	1.2	٧
V <sub>IM</sub>	MID level input voltage limits for MCS pin only		1.8	_	2.8	٧
V <sub>IMF</sub>	MID level input voltage on MCS pin if MCS pin is floating	V <sub>P</sub> must be 1.8 to 13.2 V	17	19	21	%V <sub>P</sub>
V <sub>IH</sub>	HIGH level input voltage limits		3.5	-	$V_P$	٧
R <sub>IL</sub>	low input resistance MCS pin to ground		12	19	26	kΩ
R <sub>IH</sub>	high input resistance MCS pin to V <sub>P</sub>		52	80	108	kΩ
l <sub>IL</sub>	LOW level input current (not MCS pin)	V <sub>IL</sub> = 0 V	-	<-1	_	μА
l <sub>IH</sub>	HIGH level input current (not MCS pin)	V <sub>IH</sub> = 5 V	-	<1	-	μА

TDA8741; TDA8741H

### Notes to the AC characteristics


- 1. At pin 20 (16) the demodulated 1 kHz signal should be present with a typical level of 158 mV (RMS) (-16 dBV), and THD of maximum 0.5%;  $V_P = 8$  to 13.2 V;  $T_{amb} = -20$  to +70 °C.
- 2. Modulation of main channel is OFF; modulation of secondary channels is ON.
- 3. The electrolytic capacitors at pins 40 and 42 (36 and 38) are removed and 1500 pF capacitors between pin 40 (36) and ground and between pin 42 (38) and ground are connected. At pins 40 and 42 (36 and 38) the demodulated 1 kHz signals should be present with typical levels of 9 mV (RMS) and THD of maximum 0.5%;  $V_P = 8$  to 3.2 V;  $T_{amb} = -20$  to +70 °C.
- 4. All PLLs locked;  $R_{S1} = R_{S2} = 0.68 \text{ k}\Omega$ .
- Modulation of secondary channel being measured and main channel is OFF; modulation of other secondary channel is ON.
- 6. Modulation of main channel is ON; modulation of secondary channels is OFF.
- 7. Measured at pins 38 (34) (left) and 30 (26) (right) and no electrolytic capacitors connected to these pins.

Table 1 Truth table for output selection (note 1)

SWITCH	CTATE	PIN 15 (10)	PIN 17 (13)	PIN 26 (22)	PIN 13 (8)
POSITION	STATE	OUTSEL L	OUTSEL R	EXT/INT	MUTE
1	stereo	1	1	0	0
2	left	1	0	0	0
3	right	0	1	0	0
4	main	0	0	0	0
5	external	X	Х	1	0
6	mute secondary	X	X	0	1
7	mute all	X	X	1	1

### Note

1. X = don't care.



TDA8741; TDA8741H

### APPLICATION INFORMATION

### General

The satellite baseband signal is routed to a mixer to transfer the various secondary channels to fixed intermediate frequencies of 10.7 and 10.52 MHz. Tuning to the required carrier frequencies can be achieved by varying the oscillator frequency e.g. tuning to 7.02 and 7.20 MHz carrier frequencies requires an oscillator frequency of 17.72 MHz and tuning to 7.38 and 7.56 MHz requires an oscillator frequency of 18.08 MHz. The IF signals are routed to the inputs pin 8 and 16 (3 and 11) via 10.7 and 10.52 MHz ceramic bandpass filters. For the secondary channels the bandpass filter terminating resistor is integrated on-chip (330  $\Omega$  typical) thus no external resistors are required.

### MCS pin 7 (2) = logic 0; (see Fig.5)

The lock-in range of the main channel PLL is 5.5 to 7.5 MHz. For the main channel a ceramic bandpass filter (e.g. 6.5 MHz) is used to filter out the main sound carrier directly from the baseband signal. Simultaneous demodulation of one main channel and various secondary channels is now possible with a minimum of external components. As no bandpass filter terminating resistor for the main channel pin 18 (14) is integrated on-chip, an external resistor is required.

### MCS pin 7 (2) = logic 1; (see Fig.6)

The lock-in range of the main channel PLL is now 10.0 to 11.5 MHz. The carrier frequency of the main channel is also transferred to a fixed intermediate frequency. In this event the main audio output level should be adjusted to  $-6~\rm dBV$  by inserting a 470  $\Omega$  resistor in series with the electrolytic capacitor on pin 41 (37).


### MCS pin 7 (2) = MID position

The main channel PLL is off if the voltage is between 1.8 and 2.8 V on pin 7 (2). This situation can be obtained by a floating MCS pin if  $V_P$  is between 10.8 and 13.2 V or by forcing this MCS pin to the desired voltage by an external voltage source. In that event  $V_P$  can be in the full range of 8 to 13.2 V. This feature can be used to slightly improve the signal-to-noise ratio of the secondary channels if the main channel is not used.


If simultaneous demodulation of main- and secondary sound carriers is not required, a low cost solution as given in Fig.6 can be considered. One mixer and frequency synthesizer are used to transfer all sound carriers to intermediate frequencies of 10.7 and 10.52 MHz. When the bandwidth of the main channel is larger than the secondary channel bandwidth, a separate (e.g. 10.7 MHz) ceramic filter plus resistors are required for the main channel.

The secondary sound carriers can be demodulated as described above. If e.g. a 6.65 MHz main sound carrier is to be demodulated, this frequency is mixed to 10.7 MHz by tuning the frequency synthesizer to 17.35 MHz. If the synthesizer is tuned to 17.20 MHz a 6.5 MHz main sound carrier can be demodulated. When main sound is to be demodulated and this IF signal is also available on the secondary Channel 1 input the PLLs of the secondary channels can be disabled by making SCD pin 11 (6) HIGH. The output selector should be in position 4 (main sound on all outputs) if output pins 25 and 24 (21 and 20) are used.

For high-end applications the input level of the NR can be adjusted to give optimum performance. 0 dB is the maximum input level which corresponds to the maximum frequency deviation of the incoming FM signal (50 kHz for secondary channels). If the NR input signal is too low (HIGH) the NR will attenuate (favour) the higher audio frequencies too much due to the expansion character. In general: 1 dB error in NR input level will give a 1 dB difference between low (50 Hz) and high (15 kHz) audio frequencies. With  $R_{\rm S1}$  ( $R_{\rm S2}$ ) the input level and so the frequency response of the NR can be adjusted: at  $0~{\rm dB}$  input level (which corresponds to a frequency deviation of 50 kHz) the output level of a 15 kHz modulated signal should be 0.25 dB lower than that of an 50 Hz modulated signal.




TDA8741; TDA8741H




October 1994

# TDA8741; TDA8741H

### **PACKAGE OUTLINES**





TDA8741; TDA8741H

### **SOLDERING**

### Plastic dual in-line packages

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### REPAIRING SOLDERED JOINTS

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C, it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

### Plastic quad flat packages

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

### BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

TDA8741; TDA8741H

### **DEFINITIONS**

Data sheet status			
Objective specification This data sheet contains target or goal specifications for product development			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			
more of the limiting values of the device at these or at	n accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.		
Application information			
Where application informa	tion is given, it is advisory and does not form part of the specification.		

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

October 1994 21