



Am27LV512

65,536 x 8-Bit CMOS Low Voltage, One Time Programmable Memory

DISTINCTIVE CHARACTERISTICS

- **3.3 V \pm 0.3 V V_{CC} read operation**
- **High performance at 3.3 V V_{CC}**
 - 200 ns maximum access time
- **Low power consumption**
 - 90 μ W maximum standby power
 - 25 μ A maximum standby current
 - 54 mW maximum power at 5 MHz
 - 15 mA maximum current at 5 MHz
 - No data retention power
- **Industry standard packaging**
 - 32-pin PLCC
 - 32-pin Plastic DIP
- **Program voltage 12.75 ± 0.25 V**
- **Latch-up protected to 100 mA from -1 V to $V_{CC} + 1$ V**
- **Flashrite™ programming**
 - 10 μ s typical byte-program
 - Less than 1 second typical chip program
- **Advanced CMOS memory technology**
 - Low cost single transistor memory cell

GENERAL DESCRIPTION

The Am27LV512 device is a low voltage, low power, CMOS 64K x 8 One Time Programmable (OTP) non-volatile memory.

Maximum power consumption in standby mode is 90 μ W. If the device is constantly accessed at 5 MHz, then maximum power consumption increases to 54 mW. These power ratings are significantly lower than typical EPROM devices. Since power consumption is proportional to voltage squared, 3.3 V devices typically consume at least 57% less power than 5.0 V devices.

The Am27LV512 typically draws 10 mA of current enabling 200 ns read operations. Typical power consumption under these conditions equals 33 mW. This "high performance", low voltage device is ideal for BIOS storage in portable computing applications and control code storage in portable digital cellular phone applications.


Low voltage CMOS designs require less operating power and hence dramatically increases the usable operating life of battery powered systems.

The Am27LV512 is packaged in standard 32-pin PLCC and Plastic DIP packages. It is designed to be programmed in standard EPROM programmers.

The highest degree of latch-up protection is achieved with AMD's proprietary non-epi process. Latch-up protection is provided for stresses up to 100 milliamps on address and data pins from -1 V to $V_{CC} + 1$ V.

The Am27LV512 is byte programmable using 10 μ s programming pulses in accordance with AMD's Flashrite programming algorithm. The typical room temperature programming time of the Am27LV512 is less than one second.

BLOCK DIAGRAM




08140-001A

PRODUCT SELECTOR GUIDE


Family Part No.	Am27LV512		
Ordering Part No:			
± 0.3 V V_{CC} Tolerance	-200	-250	-300
Max Access Time (ns)	200	250	300
\overline{CE} (E) Access (ns)	200	250	300
\overline{OE} (G) Access (ns)	75	100	100

CONNECTION DIAGRAMS




Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



ORDERING INFORMATION**Standard Products**

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of these elements:



Valid Combinations	
Am27LV512-200	JC, PC
Am27LV512-250	
Am27LV512-300	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

PIN DESCRIPTION

A₀ – A₁₅

Address Inputs for memory locations.

DQ₀ – DQ₇

Data Inputs during memory program cycles. Internal latches hold data during program cycles. Data Outputs during memory read cycles.

$\overline{\text{CE}}$ ($\overline{\text{E}}$)

The Chip Enable active low input activates the chip's control logic and input buffers. Chip Enable high will deselect the device and operates the chip in stand-by mode.

$\overline{\text{OE}}$ ($\overline{\text{G}}$)

The Output Enable active low input gates the outputs of the device through the data buffers during memory read cycles.

$\overline{\text{PGM}}$ ($\overline{\text{P}}$)

The Program Enable active low input controls the program function of the memory array.

V_{PP}

Power supply for programming.

V_{CC}

Power supply for device operation.

(Read: V_{CC} = 3.3 V ± 0.3 V, Program: V_{CC} = 5.0 V ± 10%)

V_{SS}

Ground

NC

No Connect-corresponding pin is not connected internally to the die.

BASIC PRINCIPLES

The Am27LV512 supports programming operations using a fixed 12.75 ± .25 V power supply.

Read Only Memory

Without high V_{PP} voltage, the Am27LV512 functions as a read only memory and operates like a standard EPROM. The control inputs still manage traditional read, standby, output disable, and Auto select modes.

Programming

These devices are programmable on standard PROM programmer equipment.

Please contact Advanced Micro Devices for PROM programmer information.

FUNCTIONAL DESCRIPTION

Description Of User Modes

Table 1. Am27LV512 User Bus Operations

Operation		$\overline{\text{CE}}$ ($\overline{\text{E}}$)	$\overline{\text{OE}}$ ($\overline{\text{G}}$)	$\overline{\text{WE}}$ ($\overline{\text{W}}$)	V _{PP} (Note 1)	A ₀	A ₉	I/O
Read-Only	Read	V _{IL}	V _{IL}	X	V _{PPL}	A ₀	A ₉	DOUT
	Standby	V _{IH}	X	X	V _{PPL}	X	X	HIGH Z
	Output Disable	V _{IL}	V _{IH}	V _{IH}	V _{PPL}	X	X	HIGH Z
	Auto-select Manufacturer Code	V _{IL}	V _{IL}	V _{IH}	V _{PPL}	V _{IL}	V _{ID} (Note 2)	CODE (01H)
	Auto-select Device Code	V _{IL}	V _{IL}	V _{IH}	V _{PPL}	V _{IH}	V _{ID} (Note 2)	CODE (26H)

Legend:

X = Don't care, where Don't Care is either V_{IL} or V_{IH} levels, V_{PPL} = V_{PP} < V_{CC} + 2 V, See DC Characteristics for voltage levels of V_{PPH}, 0 V < A_n < V_{CC} + 2 V, (normal CMOS input levels, where n = 0 or 9).

Notes:

- V_{PPL} may be grounded, connected with a resistor to ground, or ≤ V_{CC} + 2.0V. V_{PPH} is the programming voltage specified for the device. Refer to the DC characteristics. When V_{PP} = V_{PPL}, memory contents can be read but not written.
- 11.5 ≤ V_{ID} ≤ 13.0 V, V_{CC} = 5.0 V ± 10%.

READ ONLY MODE

$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$

Read

The Am27LV512 functions as a read only memory. The Am27LV512 has two control functions. Both must be satisfied in order to output data. \overline{CE} controls power to the device. This pin should be used for specific device selection. \overline{OE} controls the device outputs and should be used to gate data to the output pins if a device is selected.

Address access time t_{ACC} is equal to the delay from stable addresses to valid output data. The chip enable access time t_{CE} is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (assuming the addresses have been stable at least $t_{ACC} - t_{OE}$).

Standby Mode

The Am27LV512 has one standby mode. The CMOS standby mode (\overline{CE} input held at $V_{CC} \pm 0.5\text{ V}$), consumes less than $25\text{ }\mu\text{A}$ of current. When in the standby mode the outputs are in a high impedance state, independent of the \overline{OE} input.

If the device is deselected during programming, or program verification, the device will draw active current until the operation is terminated.

Output Disable

Output from the device is disabled when \overline{OE} is at a logic high level. When disabled, output pins are in a high impedance state.

Auto Select

The Am27LV512 can be programmed in a standard PROM programmer.

The Auto select mode allows the reading out of a binary code from the device that will identify its manufacturer and type. This mode is intended for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm.

Programming In A PROM Programmer

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 13.0 V) on address A_9 . Two identifier bytes may then be sequenced from the device outputs by toggling address A_0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} , and V_{PP} must be less than or equal to $V_{CC} + 2.0\text{ V}$ while using this Auto select mode. Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code and byte 1 ($A_0 = V_{IH}$) the device identifier code. For the Am27LV512 these two bytes are given in the table below. All identifiers for manufacturer and device codes will exhibit odd parity with the MSB (DQ_7) defined as the parity bit.

Table 2. Am27LV512 Auto Select Code

Type	A_0	Code (HEX)	DQ_7	DQ_6	DQ_5	DQ_4	DQ_3	DQ_2	DQ_1	DQ_0
Manufacturer Code	V_{IL}	01	0	0	0	0	0	0	0	1
Device Code	V_{IH}	26	0	0	1	0	0	1	1	0

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	
Plastic Packages	– 65°C to +125°C
Ambient Temperature	
with Power Applied	– 55°C to + 125°C
Voltage with Respect To Ground All pins except A ₉ and V _{PP} (Note 1)	– 2.0 V to 7.0 V
V _{CC} (Note 1)	– 2.0 V to 7.0 V
A ₉ (Note 2)	– 2.0 V to 14.0 V
V _{PP} (Note 2)	– 2.0 V to 14.0 V
Output Short Circuit Current (Note 3)	200 mA

Notes:

1. Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, inputs may overshoot V_{SS} to –2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is V_{CC} + 0.5 V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
2. Minimum DC input voltage on A₉ and V_{PP} pins is –0.5V. During voltage transitions, A₉ and V_{PP} may overshoot V_{SS} to –2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉ and V_{PP} is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns.
3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Case Temperature (T_C) 0°C to +70°C


V_{CC} Supply Voltage

V_{CC} for Am27LV512 +3.0 V to +3.6 V


V_{PP} Supply Voltage

Program and Verify +12.5 V to +13 V


Operating ranges define those limits between which the functionality of the device is guaranteed.

MAXIMUM OVERSHOOT**Maximum Negative Input Overshoot**

11561-009B

Maximum Negative Overshoot Waveform**Maximum Positive Input Overshoot**

11561-010A

Maximum Positive Overshoot Waveform**Maximum V_{PP} Overshoot**

11561-011A

Maximum V_{PP} Overshoot Waveform

DC CHARACTERISTICS-CMOS COMPATIBLE

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I_{LI}	Input Leakage Current	$V_{CC} = V_{CC \text{ Max.}}$, $V_{IN} = V_{CC} \text{ or } V_{SS}$		+ 1.0	μA
I_{LO}	Output Leakage Current	$V_{CC} = V_{CC \text{ Max.}}$, $V_{OUT} = V_{CC} \text{ or } V_{SS}$		+ 1.0	μA
I_{CCS}	V_{CC} Standby Current	$V_{CC} = V_{CC \text{ Max.}}$, $\overline{CE} = V_{CC} \pm 0.3 \text{ V}$		25	μA
I_{CC1}	V_{CC} Active Read Current	$V_{CC} = V_{CC \text{ Max.}}$, $\overline{CE} = V_{IL}$, $\overline{OE} = V_{IH}$ $I_{OUT} = 0 \text{ mA}$, at 5 MHz		15	mA
I_{CC2}	V_{CC} Programming Current	$\overline{CE} = V_{IL}$ Programming in Progress		30	mA
I_{PPS}	V_{PP} Standby Current	$V_{PP} = V_{PPL}$		+ 1.0	μA
V_{IL}	Input Low Voltage		-0.5	0.6	V
V_{IH}	Input High Voltage		2.0	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage	$I_{OL} = 1 \text{ mA}$ $V_{CC} = V_{CC \text{ Min.}}$		0.3	V
V_{OH}	Output High Voltage	$I_{OH} = -100 \mu\text{A}$, $V_{CC} = V_{CC \text{ Min.}}$	$V_{CC} - 0.3$		V
V_{ID}	A_9 Auto Select Voltage	$A_9 = V_{ID}$	11.5	13.0	V
I_{ID}	A_9 Auto Select Current	$A_9 = V_{ID \text{ Max.}}$, $V_{CC} = V_{CC \text{ Max.}}$		35	μA
V_{PPL}	V_{PP} during Read-Only Operations		0.0	$V_{CC} + 2.0$	V
V_{PPH}	V_{PP} during Read/Write Operations		12.5	13.0	V

Notes:

- Caution:** the Am27LV512 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- Maximum active power usage is the sum of I_{CC} and I_{PP} .

PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0	8	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	12	pF
C _{IN2}	V _{PP} Input Capacitance	V _{PP} = 0	8	12	pF

Notes:


1. Sampled, not 100% tested.
2. Test conditions T_A = 25°C, f = 1.0 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified**AC CHARACTERISTICS-Read Only Operation (Notes 1– 2)**

Parameter Symbols		Parameter Description		Am27LV512			
JEDEC	Standard			-200	-250	-300	Unit
t _{AVAV}	t _{RC}	Read Cycle Time	Min. Max.	200	250	300	ns
t _{ELQV}	t _{CE}	Chip Enable Access Time	Min. Max.	200	250	300	ns
t _{AVQV}	t _{ACC}	Address Access Time	Min. Max.	200	250	300	ns
t _{GLQV}	t _{OE}	Output Enable Access Time	Min. Max.	75	100	100	ns
t _{ELQX}	t _{LZ}	Chip Enable to Output in Low Z	Min. Max.	0	0	0	ns
t _{EHQZ}	t _{DF}	Chip Disable to Output in High Z	Min. Max.	35	35	35	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output in Low Z	Min. Max.	0	0	0	ns
t _{GHQZ}	t _{DF}	Output Disable to Output in High Z	Min. Max.	35	35	35	ns
t _{AXQX}	t _{OH}	Output Hold from first of Address, \overline{CE} , or \overline{OE} Change	Min. Max.	0	0	0	ns
t _{VCS}		V _{CC} Set-up Time to Valid Read	Min. Max.	50	50	50	μs


Notes:

1. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: ≤ 10 ns, Input Pulse levels: 0.45 to 2.4 V, Timing Measurement Reference Level - Inputs: 0.6 V and 2 V
Outputs: 1.5 V
2. t_{VCS} is guaranteed by design not tested.




AC Waveforms for Read Operations

SWITCHING TEST CIRCUIT



$C_L = 100\text{ pF}$ including jig capacitance

SWITCHING TEST WAVEFORMS



All Devices

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are $\leq 10\text{ ns}$.

16357A-002B

ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comments
	Min.	Typ.	Max.		
Chip Programming Time		1 (Note 1)	12	S	Excludes system-level overhead

Note:


1. 25°C, 12.75 V V_{PP}

LATCHUP CHARACTERISTICS

	Min.	Max.
Input Voltage with respect to V _{SS} on all pins except I/O pins (Including A _S and V _{PP})	-1.0 V	13.5 V
Input Voltage with respect to V _{SS} on all pins I/O pins	-1.0 V	V _{CC} + 1.0 V
Current	-100 mA	+100 mA
Includes all pins except V _{CC} . Test conditions: V _{CC} = 5.0 V, one pin at a time.		


PHYSICAL DIMENSIONS*

PD 032



12416B

PL 032



06971C

*For reference only. All dimensions are measured in inches, unless otherwise noted. BSC is an ANSI standard for Basic Space Centering.