# Am27H256

# Advanced Micro Devices

# 32,768 x 8-Bit High Speed CMOS EPROM

#### **DISTINCTIVE CHARACTERISTICS**

- Industry's fastest
  - -35ns 256K-bit CMOS EPROM
- Pin compatible with Am27C256
- High speed Flashrite™ programming
  - -Typically less than 5 seconds

- Versions available in industrial and military temperature ranges
- ± 10% power supply tolerance available

#### **GENERAL DESCRIPTION**

The Am27H256 is an ultra-high speed 256K-bit CMOS UV EPROM. It utilizes the standard JEDEC pinout making it functionally compatible with the Am27C256, but with significantly faster access capability. This superior random access capability results from a focused high-speed design implemented with AMD's advanced CMOS process technology. This offers users bipolar speeds with higher density, lower cost and proven reliability.


This device is ideal for use with the fastest processors. At 35ns, the Am27H256 completely eliminates performance-draining wait states without using bank-interleaving and caching techniques. Designers may take full advan-

tage of high speed digital signal processors and microprocessors by allowing code to be executed at full speed directly out of EPROM. Typical applications include laser printers, switching networks, graphics, workstations and digital signal processing.

The Am27H256 supports AMD's Flashrite programming algorithm which allows the entire chip to be programmed in typically less than 5 seconds.

It is available in DIP as well as surface mount packages and is offered in commercial, industrial, and extended temperature ranges.

#### **BLOCK DIAGRAM**




Publication# 14944 Rev. B Amendment /0

### PRODUCT SELECTOR GUIDE

Family Part No.	Am27H256					
Ordering Part No:				T		
V <sub>cc</sub> ± 5%	-35V0 <del>5</del>	-	-	_		
V <sub>cc</sub> ± 10%	-35	<b>–45</b>	55	<del>-7</del> 0		
Max. Access Time (ns)	35	45	55	70		
CE (E) Access Time (ns)	35	45	55	70		
OE (G) Access Time (ns)	20	20	25	35		

# **CONNECTION DIAGRAMS**

**Top View** 



#### Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't Use (DU) for PLCC.

 Also available in 32-pin rectangular plastic leaded chip carrier

#### PIN DESCRIPTION

A<sub>0</sub>-A<sub>14</sub> = Address Inputs

CE (E) - Chip Enable Input

DQ - DQ, - Data Inputs/Outputs

ŌĒ (G) ➤ Output Enable Input


V<sub>cc</sub> = V<sub>cc</sub> Supply Voltage

V<sub>PP</sub> = Program Supply Voltage

GND - Ground

NC = No Internal Connection

## **LOGIC SYMBOL**




14944-004A

# ORDERING INFORMATION Standard Information

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a, Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM27H256-35	DC, DCB, DI, DIB,				
AM27H256-35V05	LC, LI, LCB, LIB				
AM27H256-45	DC, DCB, DE,				
AM27H256-55	DEB. DI. DIB. LC.				
AM27H256-70	LCB, LI, LIB, LE, LEB				

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.


Ĭ

# ORDERING INFORMATION (Cont'd.) OTP Products (Preliminary) OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations				
AM27H256-45				
AM27H256-55	-55 PC, JC			
AM27H256-70				

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations.


# **ORDEFING INFORMATION (Cont'd.)**

#### **APL Products**

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a comb nation of: a. Device Number

- b. Speed Option c. Device Class
- d. Package Type e. Lead Finish



Valid Combinations					
AM27H256-45					
AM27H256-55	/BXA, /BUA				
AM27H256-70					

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

I

# **FUNCTIONAL DESCRIPTION**

## Erasing the Am27H256

In order to clear all locations of their programmed contents, it is necessary to expose the Am27H256 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27H256. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000  $\mu\text{W/cm}^2$  for 15 to 20 minutes. The Am27H256 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27H256, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27H256 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## **Programming the Am27H256**

Upon delivery, or after each erasure, the Am27H256 has all bits in the "ONE", or HIGH state. "ZEROs" are loaded into the Am27H256 through the procedure of programming.

The programming mode is entered when 12.75  $\pm$  0.25 V is applied to the  $V_{pp}$  pin,  $\overline{CE}$  is at  $V_{nL}$ , and  $\overline{OE}$  is at  $V_{pp}$ . For programming, the data to be programmed is applied 8 bits in parallel to the data input/output pins.

The Flashrite programming algorithm reduces programming time by using initial 100  $\mu s$  pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at  $V_{\rm cc} \approx 6.25$  V and  $V_{\rm pp} = 12.75$  V. After the final address is completed, all bytes are compared to the original data with  $V_{\rm cc} = V_{\rm pp} = 5.25$  V.

## **Program Inhibit**

Programming of multiple Am27H256s in parallel with different data is also easily accomplished. Except for  $\overline{\text{CE}}$ , all like inputs of the parallel Am27H256 may be common. A TTL low-level program pulse applied to an Am27H256  $\overline{\text{CE}}$  input with  $V_{pp}$  = 12.75  $\pm$  0.25 V and  $\overline{\text{OE}}$  HIGH will program that Am27H256. A high-level  $\overline{\text{CE}}$  input inhibits the other Am27H256 from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overrightarrow{OE}$  at  $V_{IL}$ ,  $\overrightarrow{CE}$  at  $V_{IH}$  and  $V_{pp}$  between 12.5 V to 13.0 V.

#### Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm$  5°C ambient temperature range that is required when programming the Am27H256.

To activate this mode, the programming equipment must force 12.0  $\pm$  0.5 V on address line  $\rm A_{g}$  of the Am27H256. Two identifier bytes may then be sequenced from the device outputs by toggling address line  $\rm A_{0}$  from  $\rm V_{IL}$  to  $\rm V_{IH}$ . All other address lines must be held at  $\rm V_{IL}$  during auto select mode

Byte 0 ( $A_0 = V_{\mu}$ ) represents the manufacturer code, and byte 1( $A_0 = V_{\mu\nu}$ ), the device identifier code. For the Am27H256, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ<sub>7</sub>) defined as the parity bit.

#### Read Mode

The Am27H256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable  $(\overline{CE})$  is the power control and should be used for device selection. Assuming that addresses are stable, address access time  $(t_{ACC})$  is equal to the delay from  $\overline{CE}$  to output  $(t_{CE})$ . Output Enable  $(\overline{OE})$  is the output control and should be used to gate data to the output pins, independent of device selection. Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been LOW and addresses have been stable for at least  $t_{ACC}-t_{OE}$ .

# Standby Mode

The Am27H256 has a standby mode which reduces the maximum  $V_{\rm cc}$  current to 50% of the active current. It is placed in standby mode when  $\overline{\rm CE}$  is at  $V_{\rm in}$ . The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The Am27H256 is specified with 50% of the address lines toggling at 10 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

# **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in

their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## **System Applications**

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a mini-

mum, a 0.1- $\mu$ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between  $V_{cc}$  and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between  $V_{cc}$  and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

#### **MODE SELECT TABLE**

Mode	Pins	CE	Œ	A <sub>o</sub>	A,	V <sub>pp</sub>	Outputs
Read		V <sub>IL</sub>	٧,	х	Х	V <sub>cc</sub>	D <sub>OUT</sub>
Output Disable		٧ <sub>١L</sub>	V <sub>IH</sub>	х	х	V <sub>cc</sub>	Hi-Z
Standby		V <sub>IR</sub>	Х	х	Х	V <sub>cc</sub>	Hi-Z
Program		V <sub>IL</sub>	V <sub>IH</sub>	x	х	V <sub>PP</sub>	D <sub>IN</sub>
Program Verify		V <sub>iH</sub>	V <sub>IL</sub>	х	х	V <sub>pp</sub>	D <sub>out</sub>
Program Inhibit		V <sub>IH</sub>	V <sub>IH</sub>	×	х	V <sub>PP</sub>	Hi-Z
Auto Select	Manufacturer Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>H</sub>	V <sub>cc</sub>	01H
(Note 3 & 5)	Device Code	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>cc</sub>	10H

#### Notes

- 1. V<sub>4</sub> =12.0 V ± 0.5 V
- 2. X = Either V<sub>IH</sub> or V<sub>IL</sub>
- 3.  $A_1 A_8 = A_{10} A_{14} = V_{1L}$
- 4. See DC Programming Characteristics for  $V_{pp}$  voltage during programming.
- 5. The Am27H256 uses the same Flashrite algorithm during program as the Am27C256.

I

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	
OTP product	-65 to 125°C
All other products	-65 to 150°C
Ambient Temperature	
with Power Applied	-55 to +125°C
Voltage with Respect to Ground:	
All pins except A, Vpp, and	
V <sub>oc</sub>	$-0.6$ to $V_{\infty}$ +0.5 V
A, and V,	-0.6 to 13.5 V
V <sub>cc</sub>	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

#### Notes:

- Minimum DC voltage on input or I/O is ~0.5 V. During transitions, the inputs may overshoot GND to ~2.0V for periods of up to 10 ns. Maximum DC voltage on input and I/O is V<sub>CC</sub> +0.5 V which may overshoot to V<sub>CC</sub> +2.0 V for periods up to 20 ns.
- For A<sub>p</sub> and V<sub>pp</sub> the minimum DC input is -0.5 V. During transitions, A<sub>p</sub> and V<sub>pp</sub> may overshoot GND to -2.0 V for periods of up to 10 ns. A<sub>p</sub> and V<sub>pp</sub> must not exceed 13.5 V for any period of time.

#### **OPERATING RANGES**

Commercial (C) Devices	
Case Temperature (T <sub>c</sub> )	0 to +70°C
Industrial (I) Devices	
Case Temperature (T <sub>c</sub> )	-40 to +85°C
Extended Commercial (E) Devices	
Case Temperature (T <sub>c</sub> )	-55 to +125°C
Military (M) Devices	
Case Temperature (T <sub>c</sub> )	-55 to +125°C
Supply Read Voltages:	
V <sub>cc</sub> for Am27H256-XXV05	+4.75 to + 5.25 V
V <sub>∞</sub> for Am27H256-XX	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Am27H256

# **DC CHARACTERISTICS** over operating range unless otherwise specified. (Notes 1, 4, 5, & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>он</sub> = -4 mA		2.4		٧
V <sub>or</sub>	Output LOW Voltage	I <sub>oL</sub> = 12 mA			0.45	٧
V <sub>IH</sub>	Input HIGH Voltage (Note 9)		]	2.0	V <sub>cc</sub> + 0.5	٧
V <sub>IL</sub>	Input LOW Voltage (Note 9)			- 0.3	+ 0.8	٧
l <sub>u</sub>	Input Load Current	V <sub>IN</sub> = 0 V to + V <sub>CC</sub>			1.0	μА
l <sub>lo</sub>	Output Leakage Current	V <sub>out</sub> = 0 V to + V <sub>cc</sub>			10	μА
	M. Ashira Command (Neds 5)	CE = V <sub>II</sub> , f = 10 MHz	C Devices		50	4
lcc1	V <sub>cc</sub> Active Current (Note 5)	l <sub>ouτ</sub> = 0 mA (Open Outputs)	I/E/M Devices		60	mA
	N. Complete Complete	75 V	C Devices		25	_
l <sup>CC5</sup>	V <sub>cc</sub> Standby Current	CE = V <sub>M</sub>	I/E/M Devices		35	mA
l <sub>PP1</sub>	V <sub>PP</sub> Current During Read (Note 6)	CE = OE = V <sub>IL</sub> , V <sub>PP</sub> = V	V <sub>cc</sub>		100	μА

Capacitance (Notes 2, 3, and 7)

Parameter	Parameter	Test	CDV028		CLV032			
Symbol	Description	Conditions	Тур.	Max.	Тур.	Max.	Unit	
C <sub>IN1</sub>	Address Input Capacitance	V <sub>IN</sub> = 0 V	6	10	6	9	pF	
C <sub>in2</sub>	OE Input Capacitance	V <sub>IN</sub> = 0 V	10	12	7	9	pF	
Cina	CE Input Capacitance	V <sub>IN</sub> = 0 V	10	10	7	9	ρF	
C <sub>out</sub>	Output Capacitance	V <sub>out</sub> = 0 V	8	12	6	9	ρF	

#### Notes:

- 1.  $V_{cc}$  must be applied simultaneously or before  $V_{pp}$ , and removed simultaneously or after  $V_{pp}$ .
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- 4. Caution: the Am27H256 must not be removed from (or inserted into) a socket when  $V_{cc}$  or  $V_{pp}$  is applied.
- I<sub>cc1</sub> is tested with OE = V<sub>IH</sub> to simulate open outputs.
- 6. Maximum active power usage is the sum of  $I_{cc}$  and  $I_{pp}$
- 7.  $T_A = +25$ °C, f = 1 MHz.
- Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 10 ns. Maximum DC Voltage on output pins is V<sub>cc</sub> +0.5 V which may overshoot to V<sub>cc</sub> +2.0 V for periods less than 10 ns.
- 9. Tested under static DC conditions.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (Notes 1, 3, & 4) (for APL Products, Group A, Subgroups 9, 10, and 11 are specified unless otherwise noted)

	meter nbols					Am	27H256		
<u> </u>	Standard	Parameter Description	Test Conditions		–35, –35V05	_ _45_	- -55	 -70	Unit
tavovtacc		Address to Output Delay	CE = OE = V <sub>II</sub> ,	Min.	_	_		<b>-</b> .	
*************************************			C <sub>L</sub> = C <sub>L1</sub>	Мах.	35	45	55	70	ns
t <sub>eLOV</sub> t <sub>ce</sub>		Chip Enable to Output	C <sub>L</sub> = C <sub>L</sub> ''	Min.	_	_	_	_	
		Delay		Max.	35	45	55	70	ns
t <sub>GLOV</sub> t <sub>OE</sub>		Output Enable to	CE = V <sub>IL</sub> , C <sub>L</sub> = C <sub>L</sub> ,	Min.	-	_	_	-	
		Output Delay		C <sub>L</sub> = C <sub>L1</sub>	Max.	20	20	25	35
		Chip Enable HIGH or		Min.	0	0	0	0	
t <sub>EHOZ</sub> , t <sub>GHOZ</sub>	t <sub>of</sub> (Note 2)	Output Enable HIGH, Whichever Comes First, to Output Float	C <sub>L</sub> = C <sub>L2</sub>	Max.	20	20	25	35	ns
		Output Hold from		Min.	0	0	0	0	
HOTXOXA		Addresses, CE, or OE, Whichever Occured First		Мах.	-	-		-	ns

#### Notes


- 1.  $V_{cc}$  must be applied simultaneously or before  $V_{pp}$ , and removed simultaneously or after  $V_{pp}$ .
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The Am27H256 must not be removed from (or inserted into) a socket or board when  $V_{pp}$  or  $V_{cc}$  is applied.
- 4. Output Load: 1 TTL gate and C = C

Input Rise and Fall Times: 5 ns


Input Pulse Levels: 0 to 3 V

Timing Measurement Reference Level - 1.5 V for inputs and outputs

#### **SWITCHING TEST CIRCUIT**



#### **SWITCHING TEST WAVEFORM**



AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤5 ns.


12750-005A

## **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	оитритѕ
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
<b>&gt;&gt;</b>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

# **SWITCHING WAVEFORMS**



## Notes:

- OE may be delayed up to t<sub>ACC</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>ACC</sub>.
   t<sub>DF</sub> is specified from OE or CE, whichever occurs first.

٦,