AUSTIN SEMICONDUCTOR

Austin Semiconductor, Inc.

128K x 8 EEPROM
EEPROM Memory

AVAILABLE AS MILITARY SPECIFICATIONS
- SMD 5962-38267
- MIL-STD-883

FEATURES
- High speed: 150, 200, and 250ns
- Data Retention: 10 Years
- Low power dissipation, active current (20mW/MHz (TYP)), standby current (100µW(MAX))
- Single +5V ($\pm$10%) power supply
- Data Polling and Ready/Busy Signals
- Erase/Write Endurance (10,000 cycles in a page mode)
- Software Data protection Algorithm
- Data Protection Circuitry during power on/off
- Hardware Data Protection with RES pin
- Automatic Programming:
  Automatic Page Write: 10ms (MAX)
  128 Byte page size

OPTIONS   MARKINGS
- Timing
150ns access	-15
200ns access	-20
250ns access	-25
- Packages
Ceramic LCC	ECA	No. 208
Ceramic Flat Pack	F	No. 306
Radiation Shielded Ceramic FP*	SF	No. 305
Ceramic SOJ	DCJ	No. 508
Plastic SOP	DG	
- Operating Temperature Ranges
-Military (-55ºC to +125ºC)	XT
-Industrial (-40ºC to +85ºC)	IT

*NOTE: *Package lid is connected to ground (Vss).*

GENERAL DESCRIPTION

The Austin Semiconductor, Inc. AS58C1001 is a 1 Megabit CMOS Electrically Erasable Programmable Read Only Memory (EEPROM) organized as 131, 072 x 8 bits. The AS58C1001 is capable of in system electrical Byte and Page reprogrammability.

The AS58C1001 achieves high speed access, low power consumption, and a high level of reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology and CMOS process and circuitry technology.

This device has a 128-Byte Page Programming function to make its erase and write operations faster. The AS58C1001 features Data Polling and a Ready/Busy signal to indicate completion of erase and programming operations.

PIN ASSIGNMENT
(Top View)

32-Pin CFP (F & SF), 32-Pin CSOJ (DCJ), 32-Pin SOP (DG)

RDY/BUSY\	1	32	Vcc
A16	2	31	A15
A14	3	30	RES\
A12	4	29	WE\
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE\
A2	10	23	A10
A1	11	22	CE\
A0	12	21	I/O 7
I/O 0	13	20	I/O 6
I/O 1	14	19	I/O 5
I/O 2	15	18	I/O 4
Vss	16	17	I/O 3

32-Pin LCC (ECA)

Top pins: A12 (4), A15 (3), A16 (2), NC (1), Vcc (32), WE\ (31), NC (30)

Left pins: A7 (5), A6 (6), A5 (7), A4 (8), A3 (9), A2 (10), A1 (11), A0 (12), I/O 0 (13)

Right pins: A14 (29), A13 (28), A8 (27), A9 (26), A11 (25), OE\ (24), A10 (23), CE\ (22), I/O 7 (21)

Bottom pins: I/O1 (14), I/O2 (15), Vss (16), I/O3 (17), I/O4 (18), I/O5 (19), I/O6 (20)

This EEPROM provides several levels of data protection. Hardware data protection is provided with the RES pin, in addition to noise protection on the WE signal and write inhibit during power on and off. Software data protection is implemented using JEDEC Optional Standard algorithm.

The AS58C1001 is designed for high reliability in the most demanding applications. Data retention is specified for 10 years and erase/write endurance is guaranteed to a minimum of 10,000 cycles in the Page Mode.

For more products and information
please visit our web site at
www.austinsemiconductor.com

FUNCTIONAL BLOCK DIAGRAM

MODE SELECTION

MODE	CE\	OE\	WE\	RES\	RDY/BUSY\[1]	I/O
READ	V_{IL}	V_{IL}	V_{IH}	V_H	High-Z	D_{OUT}
STANDBY	V_{IH}	X	X	X	High-Z	High-Z
WRITE	V_{IL}	V_{IH}	V_{IL}	V_H	High-Z to V_{OL}	D_{IN}
DESELECT	V_{IL}	V_{IH}	V_{IH}	V_H	High-Z	High-Z
WRITE INHIBIT	X	X	V_{IH}	X	---	---
	X	V_{IL}	X	X	---	---
DATA POLLING	V_{IL}	V_{IL}	V_{IH}	V_H	V_{OL}	Data Out (I/O7)
PROGRAM RESET	X	X	X	V_{IL}	High-Z	High-Z

FUNCTIONAL DESCRIPTION

AUTOMATIC PAGE WRITE

The Page Write feature allows 1 to 128 Bytes of data to be written into the EEPROM in a single cycle and allows the undefined data within 128 Bytes to be written corresponding to the undefined address (A_0 to A_6). Loading the first Byte of data, the data load window of 30μs opens for the second. In the same manner each additional Byte of data can be loaded within 30μs. In case CE\ and WE\ are kept high for 100μs after data input, the EEPROM enters erase and write automatically and only the input data can be written into the EEPROM. In Page mode the data can be written and accessed 10^4 times per page, and in Byte mode 10^3 times per Byte.

DATA\ POLLING

Data\ Polling allows the status of the EEPROM to be determined. If the EEPROM is set to Read mode during a Write cycle, and inversion of the last Byte of data to be loaded outputs from I/O, to indicate that the EEPROM is performing a Write operation.

WRITE PROTECTION

(1) Noise protection: Noise on a write cycle will not act as a trigger with a WE\ pulse of less than 20ns.
(2) Write inhibit: Holding OE\ low, WE\ high or CE\ high, inhibits a write cycle during power on/off.

WE\ AND CE\ PIN OPERATION

During a write cycle, addresses are latched by the falling edge of WE\ or CE\, and data is latched by the rising edge of WE\ or CE\.

WRITE/ERASE ENDURANCE AND DATA RETENTION

The endurance with page programming is 10^4 cycles (1% cumulative failure rate) and the data retention time is more than 10 years when a device is programmed less than 10^4 cycles.

DATA PROTECTION

To protect the data during operation and power on/off, the AS58C1001 has:

1. Data protection against Noise on Control Pins (CE\, OE\, WE\) during Operation. During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. To prevent this phenomenon, the AS58C1001 has a noise cancellation function that cuts noise if its width is 20ns or less in programming mode. Be careful not to allow noise of a width of more than 20ns on the control pins.

(EXAMPLE)

Vcc

RES\

*unprogrammable   *unprogrammable

FUNCTIONAL DESCRIPTION (continued)

DATA PROTECTION (continued)

2. Data protection at Vcc on/off.

When RES\ is low, the EEPROM cannot be erased and programmed. Therefore, data can be protected by keeping RES\ low when Vcc is switched. RES\ should be high during programming because it does not provide a latch function. When Vcc is turned on or off, noise on the control pins generated by external circuits (CPU, etc.) may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable, standby or readout state by using a CPU reset signal to RES\ pin.

In addition, when RES\ is kept high at Vcc on/off timing, the input level of control pins (CE\, OE\, WE\) must be held as CE\=Vcc or OE\=LOW or WE\=Vcc level.

3. Software Data Protection

To protect against unintentional programming caused by noise generated by external circuits, AS58C1001 has a Software data protection function.   To initate Software data protection mode, 3 bytes of data must be input, followed by a dummy write cycle of any address and any data byte. This exact sequence switches the device into protection mode.

Write Address	Write Data (Normal Data Input)
5555	AA
↓	↓
2AAA	55
↓	↓
5555	A0

The Software data protection mode can be cancelled by inputting the following 6 Bytes. This changes the AS58C1001 to the Non-Protection mode, for normal operation.

Address	Data
5555	AA
↓	↓
2AAA	55
↓	↓
5555	80
↓	↓
5555	AA
↓	↓
2AAA	55
↓	↓
5555	20

AUSTIN
SEMICONDUCTOR

Austin Semiconductor, Inc.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss................-0.5V to +7.0V[1]
Voltage on any pin Relative to Vss.......................-0.6V to +7.0V[1]
Storage Temperature ....-65°C to +150°C
Operating Temperature Range............................-55°C to +125°C
Soldering Temperature Range...260°C
Maximum Junction Temperature**...................................+150°C
Power Dissipation..1.0W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
** Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(-55°C $\leq T_A \leq$ 125°C; Vcc = 5V $\pm$10%)

PARAMETER	CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V_{IH}	2.2	V_{CC} + 0.3V	V	9
Input Low (Logic 0) Voltage[3]		V_{IL}	-0.3	0.8	V	2
Input Voltage (RES\ Pin)		V_H	Vcc-0.5	V_{CC} +1.0	V	
Input Leakage Current[4]	OV $\leq V_{IN} \leq$ Vcc	I_{LI}	-2	2	μA	4
Output Leakage Current	Output(s) disabled, OV $\leq V_{OUT} \leq$ Vcc	I_{LO}	-2	2	μA	
Output High Voltage	I_{OH} = -400 μA	V_{OH}	2.4		V	
Output Low Voltage	I_{OL} = 2.1 mA	V_{OL}		0.4	V	

PARAMETER	CONDITIONS	SYM	MAX			UNITS	NOTES
			-15	-20	-25		
Power Supply Current: Operating	I_{OUT}=OmA, Vcc = 5.5V Cycle=1μS, Duty=100%	I_{CC3}	20	20	20	mA	
	I_{OUT}=OmA, Vcc = 5.5V Cycle=MIN, Duty=100%		65	55	50		
Power Supply Current: Standby	CE\=Vcc, Vcc = 5.5V	I_{CC1}	350	350	350	μA	
	CE\=V_{IH}, Vcc = 5.5V	I_{CC2}	3	3	3	mA	

CAPACITANCE

PARAMETER	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T_A = 25°C, f = 1MHz V_{IN} = 0	C_{IN}	6	pF	
Output Capactiance		Co	12	pF	

AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

(-55°C $\leq$ T$_C$ $\leq$ 125°C; Vcc = 5V $\pm$10%)

Test Conditions
- Input Pulse Levels: 0.0V to 3.0V
- Input rise and fall times: $\leq$ 20ns
- Output Load: 1 TTL Gate +100pF (including scope and jig)
- Reference levels for measuring timing: 1.5V, 1.5V

ITEM DESCRIPTION	TEST CONDITION	SYMBOL	-15 MIN	-15 MAX	-20 MIN	-20 MAX	-25 MIN	-25 MAX	UNITS
Address Access Time	CE\=OE\=V$_{IL}$WE\=V$_{IH}$	t$_{ACC}$	---	150	---	200	---	250	ns
Chip Enable Access Time	OE\=V$_{IL}$WE\=V$_{IH}$	t$_{CE}$	---	150	---	200	---	250	ns
Output Enable Acess Time	CE\=V$_{IL}$WE\=V$_{IH}$	t$_{OE}$	10	75	10	75	10	75	ns
Output Hold to Address Change	CE\=OE\=V$_{IL}$WE\=V$_{IH}$	t$_{OH}$	0	---	0	---	0	---	ns
Output Disable to High-Z	CE\=V$_{IL}$WE\=V$_{IH}$	t$_{DF}$	0	50	0	50	0	50	ns
Output Disable to High-Z	CE\=OE\=V$_{IL}$WE\=V$_{IH}$	t$_{DFR}$	0	350	0	350	0	350	ns
RES\ to Output Delay	CE\=OE\=V$_{IL}$WE\=V$_{IH}$	t$_{RR}$	0	450	0	450	0	450	ns

AC ELECTRICAL CHARACTERISTICS FOR SOFTWARE DATA PROTECTION CYCLE OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNITS
Byte Load Cycle Time	t$_{BLC}$	0.55	30	µS
Write Cycle Time	t$_{WC}$	10	---	mS

AC ELECTRICAL CHARACTERISTICS FOR DATA\ POLLING OPERATION

PARAMETER	SYMBOL	MIN	MAX	UNITS
Output Enable Hold Time	t$_{OEH}$	0	---	ns
Output Enable to Write Setup Time	t$_{OES}$	0	---	ns
Write Start Time	t$_{DW}$	150	---	ns
Write Cycle Time	t$_{WC}$	---	10	ms

AC ELECTRICAL CHARACTERISTICS FOR PAGE ERASE AND PAGE WRITE OPERATIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Address Setup Time	t_{AS}	0	---	ns
Write Enable to Write Setup Time	t_{WS}[8]	0	---	ns
Chip Enable to Write Setup Time	t_{CS}[7]	0	---	ns
Write Pulse Width	t_{WP}[7]	250	---	ns
	t_{CW}[9]	250	---	ns
Address Hold Time	t_{AH}	150	---	ns
Data Setup Time	t_{DS}	100	---	ns
Data Hold Time	t_{DH}	10	---	ns
Write Enable Hold Time	t_{WH}[8]	0	---	ns
Chip Enable Hold Time	t_{CH}[7]	0	---	ns
Out Enable to Write Setup Time	t_{OES}	0	---	ns
Output Enable Hold Time	t_{OEH}	0	---	ns
Data Latch Time	t_{DL}	200	---	ns
Write Cycle Time	t_{WC}	10	---	ms
Byte Load Window	t_{BL}	100	---	µs
Byte Load Cycle	t_{BLC}	0.55	30	µs
Time to Device Busy	t_{DB}	120	---	ns
RES\ to Write Setup Time	t_{RP}	100	---	µs
Vcc to RES\ Setup Time	t_{RES}[11]	1	---	µs

AC ELECTRICAL CHARACTERISTICS FOR BYTE ERASE AND BYTE WRITE OPERATIONS

PARAMETER	SYMBOL	MIN	MAX	UNITS
Address Setup Time	t_{AS}	0	---	ns
Chip Enable to Write Setup Time	t_{CS}[7]	0	---	ns
Write Pulse Width	t_{CW}[8]	250	---	ns
	t_{WP}[7]	250	---	ns
Address Hold Time	t_{AH}	150	---	ns
Data Setup Time	t_{DS}	100	---	ns
Data Hold Time	t_{DH}	10	---	ns
Chip Enable Hold Time	t_{CH}[7]	0	---	ns
Out Enable to Write Setup Time	t_{OES}	0	---	ns
Output Enable Hold Time	t_{OEH}	0	---	ns
Write Cycle Time	t_{WC}	10	---	ms
Byte Load Window	t_{BL}	100	---	µs
Time to Device Busy	t_{DB}	120	---	ns
RES\ to Write Setup Time	t_{RP}	100	---	µs
Vcc to RES\ Setup Time	t_{RES}[10]	1	---	µs

AC TEST CONDITIONS

Input Pulse Levels..0V to 3V
Input Rise and Fall Times.................................≤20ns
Input Timing Reference Level...............................1.5V
Output Reference Level..1.5V
Output Load..See Figure 1

Q ────────▷

100pF ═╪═ 1 TTL GATE EQ.
   ═╧═

Figure 1
OUTPUT LOAD EQUIVALENT

NOTES:

1. Relative to Vss
2. V_{IN} min = -3.0V for pulse widths ≤50ns
3. V_{IL} min = -1.0V for pulse widths ≤50ns
4. I_{IL} on RES\ = 100ua MAX
5. t_{OF} is defined as the time at which E the output becomes and open circuit and data is no longer driven.
6. Use this device in longer cycle than this value
7. WE\ controlled operation
8. CE\ controlled operation
9. RES\ pin V_{IH} is V_H
10. Reference only, not tested

READ TIMING WAVEFORM

Address

CE\

OE\

WE\   High-Z

Data Out

RES\

t_{ACC} t_{OH} t_{CE} t_{OE} t_{DF} t_{RR} Data Out Valid t_{DFR}

SOFTWARE DATA PROTECTION TIMING WAVEFORM (protection mode)

Vcc

CE\

WE\

t_{BLC} t_{WC}

| Address | 5555 | AAAA or 2AAA | 5555 | Write Address |
| Data | AA | 55 | A0 | Write Data |

SOFTWARE DATA PROTECTION TIMING WAVEFORM (non-protection mode)

Vcc

CE\

WE\

t_{WC} Normal active mode

| Address | 5555 | AAAA or 2AAA | 5555 | 5555 | AAAA or 2AAA | 5555 |
| Data | AA | 55 | 80 | AA | 55 | 20 |

DATA\ POLLING TIMING WAVEFORM

TOGGLE BIT WAVEFORM

In transition from HI to LOW or LOW to HI.

Austin Semiconductor, Inc.

PAGE WRITE TIMING WAVEFORM
(WE\ CONTROLLED)

In transition from HI to LOW or LOW to HI.

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.

PAGE WRITE TIMING WAVEFORM
(CE\ CONTROLLED)

☐ In transition from HI to LOW or LOW to HI.

BYTE WRITE TIMING WAVEFORM
(WE\ CONTROLLED)

In transition from HI to LOW or LOW to HI.

AS58C1001
Rev. 5.5 6/06

13

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.

BYTE WRITE TIMING WAVEFORM
(CE\ CONTROLLED)

In transition from HI to LOW or LOW to HI.

AS58C1001
Rev. 5.5 6/06

14

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.

MECHANICAL DEFINITIONS*

ASI Case #208 (Package Designator ECA)
SMD 5962-38267, Case Outline U

	SMD SPECIFICATIONS	
SYMBOL	MIN	MAX
A	0.060	0.120
A1	0.050	0.088
B1	0.022	0.028
B2	0.072 REF	
D	0.442	0.458
D1	0.300 BSC	
D2	0.150 BSC	
D3	---	0.458
E	0.540	0.560
E1	0.400 BSC	
E2	0.200 BSC	
E3	---	0.558
e	0.050 BSC	
h	0.040 REF	
L	0.045	0.055
L1	0.075	0.095

All measurements are in inches.

Austin Semiconductor, Inc.

MECHANICAL DEFINITIONS*

ASI Case #305 (Package Designator SF)
SMD 5962-38267, Case Outline N

Top View

SYMBOL	SMD SPECIFICATIONS	
	MIN	MAX
A	0.125	0.150
A1	0.090	0.110
b	0.015	0.019
c	0.003	0.007
D	0.810	0.830
D1	0.775	0.785
D2	0.745	0.755
E	0.425	0.445
E1	0.290	0.310
e	0.045	0.055
H	1.000	1.100
L	0.290	0.310
Q	0.026	0.037

All measurements are in inches.

MECHANICAL DEFINITIONS*

ASI Case #306 (Package Designator F)
### SMD 5962-38267, Case Outline M

Top View

SYMBOL	SMD SPECIFICATIONS	
	MIN	MAX
A	0.097	0.123
A1	0.090	0.110
b	0.015	0.019
c	0.003	0.007
D	0.810	0.830
D2	0.745	0.755
E	0.425	0.445
E1	0.330	0.356
e	0.045	0.055
H	1.000	1.100
L	0.290	0.310
Q	0.026	0.037

NOTE: *All drawings are per the SMD. ASI's package dimensional limits may differ, but they will be within the SMD limits.*

All measurements are in inches.

Austin Semiconductor, Inc.

MECHANICAL DEFINITIONS*

ASI Case #508 (Package Designator DCJ)

SYMBOL	ASI PACKAGE SPECIFICATIONS	
	MIN	MAX
A	0.132	0.142
A1	0.076	0.086
A2	0.018	0.028
B	0.018	0.032
b	0.015	0.019
D	0.816	0.834
D1	0.745	0.755
E	0.430	0.440
E1	0.465	0.485
E2	0.415	0.425
e	0.045	0.055

All measurements are in inches.

MECHANICAL DEFINITIONS*

ASI Case (Package Designator DG)

All measurements are in millimeters.

AS58C1001
Rev. 5.5 6/06

19

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.

ORDERING INFORMATION

EXAMPLE: AS58C1001ECA-20/XT

Device Number	Package Type	Speed ns	Process
AS58C1001	ECA	-15	/*
AS58C1001	ECA	-20	/*
AS58C1001	ECA	-25	/*

EXAMPLE: AS58C1001F-25/883C

Device Number	Package Type	Speed ns	Process
AS58C1001	F	-15	/*
AS58C1001	F	-20	/*
AS58C1001	F	-25	/*

EXAMPLE: AS58C1001SF-15/IT

Device Number	Package Type	Speed ns	Process
AS58C1001	SF	-15	/*
AS58C1001	SF	-20	/*
AS58C1001	SF	-25	/*

EXAMPLE: AS58C1001DCJ-20/IT

Device Number	Package Type	Speed ns	Process
AS58C1001	DCJ	-15	/*
AS58C1001	DCJ	-20	/*
AS58C1001	DCJ	-25	/*

EXAMPLE: AS58C1001DG-15/XT **

Device Number	Package Type	Speed ns	Process
AS58C1001	DG	-15	/*
AS58C1001	DG	-20	/*
AS58C1001	DG	-25	/*

*AVAILABLE PROCESSES

IT = Industrial Temperature Range   -40ºC to +85ºC
XT = Extended Temperature Range   -55ºC to +125ºC
883C = Full Military Processing   -55ºC to +125ºC

**NOTE: DG package available as XT and IT only.

Austin Semiconductor, Inc.

ASI TO DSCC PART NUMBER CROSS REFERENCE*

Package Designator ECA

ASI Part #	SMD Part#
AS58C1001ECA-25/883C	5962-3826716QUA
AS58C1001ECA-20/883C	5962-3826717QUA
AS58C1001ECA-15/883C	5962-3826718QUA

Package Designator F

ASI Part #	SMD Part#
AS58C1001F-25/883C	5962-3826716QMA
AS58C1001F-20/883C	5962-3826717QMA
AS58C1001F-15/883C	5962-3826718QMA

Package Designator SF

ASI Part #	SMD Part#
AS58C1001SF-25/883C	5962-3826716QNA
AS58C1001SF-20/883C	5962-3826717QNA
AS58C1001SF-15/883C	5962-3826718QNA

Package Designators DCJ and DG not currently available on the SMD.

* ASI part number is for reference only. Orders received referencing the SMD part number will be processed per the SMD.

AS58C1001
Rev. 5.5 6/06

21

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.