PRELIMINARY

V29C51001T/V29C51001B 1 MEGABIT (131,072 x 8 BIT) 5 VOLT CMOS FLASH MEMORY

Features

- 128Kx8-bit Organization
- Address Access Time: 55, 70, 90 ns
- Single 5V ± 10% Power Supply
- Sector Erase Mode Operation
- 8KB Boot Block (lockable)
- 512 bytes per Sector, 256 Sectors
 - Sector-Erase Cycle Time: 10ms (Max) - Byte-Program Cycle Time: 20us (Max)
- Minimum 10,000 Erase-Program Cycles
- Low power dissipation
 - Active Read Current: 20mA (Typ)
 - Active Program Current: 30mA (Typ)
 - Standby Current: 100µA (Max)
- Hardware Data Protection
- Low V_{CC} Program Inhibit Below 3.2V
- Self-timed program/erase operations with endof-cycle detection
 - DATA Polling
 - Toggle Bit
- CMOS and TTL Interface
- Available in two versions
 - V29C51001T (Top Boot Block)
 - V29C51001B (Bottom Boot Block)
- Packages:
 - 32-pin Plastic DIP
 - 32-pin TSOP-I
 - 32-pin PLCC

Description

The V29C51001T/V29C51001B is a high speed 131,072 x 8 bit CMOS flash memory. Programming or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable CE, program enable \overline{WE} , and output enable \overline{OE} controls to eliminate bus contention.

The V29C51001T/V29C51001B offers a combination of features: Boot Block with Sector Erase Mode. The end of program/erase cycle is detected by \overline{DATA} Polling of I/O₇ or by the Toggle Bit I/O₆.

The V29C51001T/V29C51001B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.

Boot block architecture enables the device to boot from either the top (V29C51001T) or bottom (V29C51001B) sector. All inputs and outputs are CMOS and TTL compatible.


The V29C51001T/V29C51001B is ideal for applications that require updatable code and data storage.

Device Usage Chart

| Operating | Pa | ckage Outl | ine | Ace | cess Time | (ns) | Power | Tamparatura | |
|----------------------|----|------------|-----|-----|-----------|------|-------|---------------------|--|
| Temperature Range | Р | Т | J | 55 | 70 | 90 | Std. | Temperature Mark | |
| 0°C to 70 °C | • | • | • | • | • | • | • | Blank | |
| -40°C to +85°C | ٠ | • | • | • | • | • | • | I | |

V29C51001T/V29C51001B

51001-01





Pin Configurations

N/C 32 VCC 31 b we A16 🗖 2 30 D NC A15 🗖 3 A12 🗖 29 🗆 A14 A7 □ **A**6 □ 32-Pin PDIP 26 A9 **A**5 **□**7 Top View 25 A11 A4 🛮 8 **A3** 🗖 9 24 DE A2 d 10 23 A10 A1 d 11 22 L CE A0 **1**12 21 1/07 1/00 🗖 13 20 1/06 19 1/05 1/01 🗖 14 1/02 🗖 15 18 🗆 1/04 GND d 16 17 1/03 51001-02

Pin Names


| A ₀ -A ₁₆ | Address Inputs |
|------------------------------------|-----------------------|
| I/O ₀ –I/O ₇ | Data Input/Output |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| WE | Program Enable |
| V _{CC} | 5V ± 10% Power Supply |
| GND | Ground |
| NC | No Connect |
| | |





V29C51001T/V29C51001B

Functional Block Diagram



Capacitance (1,2)

| Symbol | Parameter | Test mSetup | Тур. | Max. | Units |
|------------------|-------------------------|----------------------|------|------|-------|
| C _{IN} | Input Capacitance | V _{IN} = 0 | 6 | 8 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 | 8 | 12 | pF |
| C _{IN2} | Control Pin Capacitance | V _{IN} = 0 | 8 | 10 | pF |

NOTE:

- Capacitance is sampled and not 100% tested.
- 2. $T_A = 25$ °C, $V_{CC} = 5V \pm 10$ %, f = 1 MHz.


Latch Up Characteristics⁽¹⁾

| Parameter | Min. | Max. | Unit |
|---|------|---------------------|------|
| Input Voltage with Respect to GND on A_9 , \overline{OE} | -1 | +13 | V |
| Input Voltage with Respect to GND on I/O, address or control pins | -1 | V _{CC} + 1 | V |
| V _{CC} Current | -100 | +100 | mA |

NOTE:

1. Includes all pins except V_{CC} . Test conditions: $V_{CC} = 5V$, one pin at a time.

AC Test Load



Absolute Maximum Ratings⁽¹⁾

| Symbol | Parameter | Commercial | Extended | Unit |
|------------------|--|--------------|--------------|------|
| V _{IN} | Input Voltage (input or I/O pins) | -2 to +7 | -2 to +7 | ٧ |
| V _{IN} | Input Voltage (A ₉ pin, OE) | -2 to +13 | -2 to +13 | ٧ |
| V _{CC} | Power Supply Voltage | -0.5 to +5.5 | -0.5 to +5.5 | ٧ |
| T _{STG} | Storage Temerpature (Plastic) | -65 to +125 | -65 to +150 | °C |
| T _{OPR} | Operating Temperature | 0 to +70 | -40 to + 125 | °C |
| l _{out} | Short Circuit Current ⁽²⁾ | 200 (Max.) | 200 (Max.) | mA |

NOTE:

DC Electrical Characteristics

(over the commercial operating range)

| Parameter Name | Parameter | Test Conditions | Min. | Max. | Unit |
|-------------------|--------------------------------------|---|------|------|------|
| V _{IL} | Input LOW Voltage | V _{CC} = V _{CC} Min. | _ | 0.8 | V |
| V _{IH} | Input HIGH Voltage | V _{CC} = V _{CC} Max. | 2 | _ | ٧ |
| I _{IL} | Input Leakage Current | $V_{IN} = GND \text{ to } V_{CC}, V_{CC} = V_{CC} \text{ Max.}$ | _ | ±1 | μΑ |
| I _{OL} | Output Leakage Current | V_{OUT} = GND to V_{CC} , V_{CC} = V_{CC} Max. | _ | ±1 | μΑ |
| V _{OL} | Output LOW Voltage | V _{CC} = V _{CC} Min., I _{OL} = 2.1mA | _ | 0.4 | V |
| V _{OH} | Output HIGH Voltage | $V_{CC} = V_{CC}$ Min, $I_{OH} = -400\mu$ A | 2.4 | _ | ٧ |
| I _{CC1} | Read Current | | _ | 40 | mA |
| I _{CC2} | Program Current | $\overline{CE} = \overline{WE} = VIL, \overline{OE} = V_{IH}, V_{CC} = V_{CC} Max.$ | _ | 50 | mA |
| I _{SB} | TTL Standby Current | $\overline{CE} = \overline{OE} = \overline{WE} = V_{IH}, V_{CC} = V_{CC} Max.$ | _ | 2 | mA |
| I _{SB1} | CMOS Standby Current | $\overline{CE} = \overline{OE} = \overline{WE} = V_{CC} - 0.3V, V_{CC} = V_{CC} Max.$ | _ | 100 | μΑ |
| V _H | Device ID Voltage for A ₉ | $\overline{CE} = \overline{OE} = V_{ L}, \overline{WE} = V_{ H}$ | 11.5 | 12.5 | ٧ |
| I _H | Device ID Current for A ₉ | $\overline{CE} = \overline{OE} = V_{ L}, \overline{WE} = V_{ H}, A9 = V_{H} Max.$ | _ | 50 | μА |

^{1.} Stress greater than those listed unders "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{2.} No more than one output maybe shorted at a time and not exceeding one second long.

AC Electrical Characteristics

(over all temperature ranges)


Read Cycle

| Parameter | | | 55 | -70 | | -90 | | |
|------------------|---|------|------|------|------|------|------|------|
| Name | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| t _{RC} | Read Cycle Time | 55 | _ | 70 | _ | 90 | _ | ns |
| t _{AA} | Address Access Time | _ | 55 | _ | 70 | _ | 90 | ns |
| t _{ACS} | Chip Enable Access Time | _ | 55 | _ | 70 | _ | 90 | ns |
| t _{OE} | Output Enable Access Time | _ | 30 | _ | 35 | _ | 40 | ns |
| t _{CLZ} | CE Low to Output Active | 0 | _ | 0 | _ | 0 | _ | ns |
| t _{OLZ} | OE Low to Output Active | 0 | _ | 0 | _ | 0 | _ | ns |
| t _{DF} | Output Enable or Chip Disable to Output in High Z | 0 | 15 | 0 | 20 | 0 | 20 | ns |
| t _{OH} | Output Hold from Address Change | 0 | _ | 0 | _ | 0 | _ | ns |


Program (Erase/Program) Cycle

| Parameter | | | -55 | | | -70 | | | -90 | | |
|--------------------|---------------------|------|------|------|------|------|------|------|------|------|------|
| Name | Parameter | Min. | Тур. | Max. | Min. | Тур. | Max. | Min. | Тур. | Max. | Unit |
| t _{WC} | Program Cycle Time | 55 | _ | _ | 70 | _ | _ | 90 | _ | _ | ns |
| t _{AS} | Address Setup Time | 0 | _ | _ | 0 | _ | _ | 0 | _ | _ | ns |
| t _{AH} | Address Hold Time | 40 | _ | _ | 45 | _ | _ | 45 | _ | _ | ns |
| t _{CS} | CE Setup Time | 0 | _ | _ | 0 | _ | _ | 0 | _ | _ | ns |
| t _{CH} | CE Hold Time | 0 | _ | _ | 0 | _ | _ | 0 | _ | _ | ns |
| t _{OES} | OE Setup Time | 0 | _ | _ | 0 | _ | _ | 0 | _ | _ | ns |
| t _{OEH} | OE High Hold Time | 0 | _ | _ | 0 | _ | _ | 0 | _ | _ | ns |
| t _{WP} | WE Pulse Width | 30 | _ | _ | 35 | _ | _ | 45 | _ | _ | ns |
| t _{WPH} | WE Pulse Width High | 30 | _ | _ | 35 | _ | _ | 35 | _ | _ | ns |
| t _{DS} | Data Setup Time | 20 | _ | _ | 25 | _ | _ | 30 | _ | _ | ns |
| t _{DH} | Data Hold Time | 0 | _ | _ | 0 | _ | _ | 0 | _ | _ | ns |
| t _{WHWH1} | Programming Cycle | _ | _ | 20 | _ | _ | 20 | _ | _ | 20 | μs |
| t _{WHWH2} | Sector Erase Cycle | _ | _ | 10 | _ | _ | 10 | _ | _ | 10 | ms |
| t _{WHWH3} | Chip Erase Cycle | _ | 500 | | _ | 500 | | _ | 500 | _ | ms |

Waveforms of Read Cycle




Waveforms of WE Controlled-Program Cycle




NOTES:

- 1. I/O₇: The output is the complement of the data written to the device.
- 2. PA: The address of the memory location to be programmed.
- 3. PD: The data at the byte address to be programmed.

Waveforms of CE Controlled-Program Cycle




Waveforms of Erase Cycle⁽¹⁾




NOTES:

- 1. PA: The address of the memory location to be programmed.
- 2. PD: The data at the byte address to be programmed.
- 3. SA: The sector address for Sector Erase. Address = don't care for Chip Erase.

Waveforms of DATA Polling Cycle



Waveforms of Toggle Bit Cycle



V29C51001T/V29C51001B

V20051001B

Functional Description

The V29C51001T/V29C51001B consists of 256 equally-sized sectors of 512 bytes each. The 8 KB lockable Boot Block is intended for storage of the system BIOS boot code. The boot code is the first piece of code executed each time the system is powered on or rebooted.

The V29C51001 is available in two versions: the V29C51001T with the Boot Block address starting from 1E000H to 1FFFFH, and the V29C51001B with the Boot Block address starting from 00000H to 1FFFFH.

Read Cycle

A read cycle is performed by holding both \overline{CE} and \overline{OE} signals LOW. Data Out becomes valid only when these conditions are met. During a read cycle \overline{WE} must be HIGH prior to \overline{CE} and \overline{OE} going LOW. \overline{WE} must remain HIGH during the read operation for the read to complete (see Table 1).

Output Disable

Returning \overline{OE} or \overline{CE} HIGH, whichever occurs first will terminate the read operation and place the I/O pins in the HIGH-Z state.

Standby

The device will enter standby mode when the \overline{CE} signal is HIGH. The I/O pins are placed in the HIGH-Z, independent of the \overline{OE} signal.

Byte Program Cycle

The V29C51001T/V29C51001B is programmed on a byte-by-byte basis. The byte program operation is initiated by using a specific four-buscycle sequence: two unlock program cycles, a program setup command and program data program cycles (see Table 2).

| | | V29C51001B |
|---------|-----------------|------------------|
| | | 512 |
| 1200011 | | 512 |
| | | • |
| | | • |
| | | • |
| | | |
| | | 512 |
| | 0455511 | 512 |
| 00000H | 00000H | 8KB Boot Block |
| | 1FFFH 1E000H | 1E000H 01FFFH |

51001-13

8KB Boot Block = 16 Sectors

During the byte program cycle, addresses are latched on the falling edge of either \overline{CE} or \overline{WE} , whichever is last. Data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever is first. The byte program cycle can be \overline{CE} controlled or \overline{WE} controlled.

Sector Erase Cycle

VOOCETOOT

The V29C51001T/V29C51001B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. Sector erase operation is initiated by using a specific six-bus-cycle sequence: Two unlock program cycles, a setup command, two additional unlock program cycles, and the sector erase command (see Table 2). A sector must be first erased before it can be reprogrammed. While in the internal erase mode, the device ignores any program attempt into the device. The internal erase completion can be determined via DATA polling or toggle bit.

The V29C51001T/V29C51001B is shipped with pre-erased sectors (all bits = 1).

Table 1. Operation Modes Decoding

| Decoding Mode | CE | ŌĒ | WE | A ₀ | A ₁ | A ₉ | I/O |
|---------------------------|-----------------|-----------------|-----------------|-----------------------|-----------------|----------------|--------|
| Read | V_{IL} | V _{IL} | V _{IH} | A ₀ | A ₁ | A ₉ | READ |
| Program | V _{IL} | V _{IH} | V _{IL} | A ₀ | A ₁ | A ₉ | PD |
| Standby | V _{IH} | х | Х | Х | х | Х | HIGH-Z |
| Autoselect Device ID | V _{IL} | V _{IL} | V _{IH} | V _{IH} | V _{IL} | V _H | CODE |
| Autoselect Manufacture ID | V _{IL} | V _{IL} | V _{IH} | V _{IL} | V _{IL} | V _H | CODE |
| Output Disable | V _{IL} | V _{IH} | V _{IH} | Х | х | Х | HIGH-Z |

NOTES:

- 1. $X = Don't Care, V_{|H} = HIGH, V_{|L} = LOW.$
- 2. PD: The data at the byte address to be programmed.

Table 2. Command Codes

| Command | First Bus Program Cycle | | Second Bus Program Cycle | | Third Bus Program Cycle | | Fourth Bus Program Cycle | | Fifth Bus Program Cycle | | Six Bus Program Cycle | |
|-----------------|----------------------------|------|-----------------------------|------|----------------------------|------|-----------------------------|--|----------------------------|------|--------------------------|------|
| Sequence | Address | Data | Address | Data | Address | Data | Address | Data | Address | Data | Address | Data |
| Read | ххххн | F0H | | | | | | | | | | |
| Read | 5555H | ААН | 2AAAH | 55H | 5555H | F0H | RA | RD | | | | |
| Autoselect | 5555H | ААН | 2AAAH | 55H | 5555H | 90H | 00H | 40H | | | | |
| | | | | | | | 01H | 01H ⁽¹⁾ A1H ⁽²⁾ | | | | |
| Byte Program | 5555H | ААН | 2AAAH | 55H | 5555H | A0H | PA | PD(4) | | | | |
| Chip Erase | 5555H | ААН | 2AAAH | 55H | 5555H | 80H | 5555H | ААН | 2AAAH | 55H | 5555H | 10H |
| Sector Erase | 5555H | ААН | 2AAAH | 55H | 5555H | 80H | 5555H | ААН | 2AAAH | 55H | PA(3) | 30H |

NOTES:

- Top Boot Sector
- Bottom Boot Sector
- 3. PA: The address of the memory location to be programmed.
- 4. PD: The data at the byte address to be programmed.

Chip Erase Cycle

The V29C51001T/V29C51001B features a chiperase operation. The chip erase operation is initiated by using a specific six-bus-cycle sequence: two unlock program cycles, a setup command, two additional unlock program cycles, and the chip erase command (see Table 2).

The chip erase operation is performed sequentially, one sector at a time. When the automated on chip erase algorithm is requested with the chip erase command sequence, the device automatically programs and verifies the entire memory array for an all zero pattern prior to erasure

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ or $\overline{\text{CE}}$ pulse in the command sequence and terminates when the data on DQ7 is "1".

Program Cycle Status Detection

There are two methods for determining the state of the V29C51001T/V29C51001B during a program (erase/program) cycle: \overline{DATA} Polling (I/O₇) and Toggle Bit (I/O₆).

DATA Polling (I/O₇)

The V29C51001T/V29C51001B features DATA polling to indicate the end of a program cycle. When the device is in the program cycle, any attempt to read the device will received the complement of the loaded data on I/O₇. Once the program cycle is completed, I/O₇ will show true

data, and the device is then ready for the next cycle.

Toggle Bit (I/O₆)

The V29C51001T/V29C51001B also features another method for determining the end of a program cycle. When the device is in the program cycle, any attempt to read the device will result in I/O_6 toggling between 1 and 0. Once the program is completed, the toggling will stop. The device is then ready for the next operation. Examining the toggle bit may begin at any time during a program cycle.

Boot Block Protection

The V29C51001T/V29C51001B features hardware Boot Block Protection. This feature will prevent erasing/programming of data in the Boot Block once the feature is enabled (see Table 3). The device is shipped with the Boot Block unprotected.

Autoselect

The V29C51001T/V29C51001B features an Autoselect mode to identify the Boot Block (protected/unprotected), the Device (Top/Bottom), and the manufacturer ID.

To get to the Autoselect mode, a high voltage (V_H) must be applied to the A_9 pin. Once the A_9 signal is returned to LOW or HIGH, the device will return to the previous mode.

V29C51001T/V29C51001B

Boot Block Detection

In Autoselect mode, performing a read at address 3CXX2H or address 0CXX2H will indicate if the Top Boot Block sector or the Bottom Boot Block sector is locked out. If the data is 01H, the Top/Bottom Boot Block is protected. If the data is 00H, the Top/Bottom Boot Block is unprotected. (see Table 3.)

Device ID

In Autoselect mode, performing a read at address XXXXH will determine whether the device is a Top Boot Block device or a Bottom Boot Block device. If the data is 01H, the device is a Top Boot Block. If the data is A1H, the device is a Bottom Boot Block device (see Table 3).

In addition, the device ID can also be read via the command register when the device is erased or programmed in a system without applying high voltage to the A_9 pin. When A_0 is HIGH, the device ID is presented at the outputs.

Manufacturer ID

In Autoselect mode, performing a read at address. XXXX0H will determine the manufacturer ID. 40H is the manufacturer code for Mosel Vitelic Flash.

In addition the manufacturer ID can also be read via the command register when the device is erased or programmed in a system without applying high voltage to the A_9 pin. when A_0 is LOW, the manufacturer ID is presented at the outputs.

Hardware Data Protection

V_{CC} Sense Protection: the program operation is inhibited when VCC is less than 2.5V.

Noise Protection: a CE or WE pulse of less than 5ns will not initiate a program cycle.

Program Inhibit Protection: holding any one of OE LOW, CE HIGH or WE HIGH inhibits a program cycle.

Table 3. Autoselect Decoding

| | | | Add | | | |
|-----------------------|------------|-----------------|-----------------|---------------------------------|----------------------------------|---|
| Decoding Mode | Boot Block | A ₀ | A ₁ | A ₂ -A ₁₃ | A ₁₄ -A ₁₆ | Data I/O ₀ –I/O ₇ |
| Boot Block Protection | Тор | V _{IL} | V _{IH} | Х | V _{IH} | 01H: protected |
| | Bottom | V _{IL} | V _{IH} | х | V _{IL} | 00H: unprotected |
| Device ID | Тор | V _{IH} | V _{IL} | х | х | 01H |
| | Bottom | | | | | A1H |
| Manufacture ID | | V _{IL} | V _{IL} | х | х | 40H |

NOTE:


^{1.} $X = Don't Care, V_{IH} = HIGH, V_{IL} = LOW.$

V29C51001T/V29C51001B

Byte Program Algorithm

Write Program Command Sequence Add/Data 5555H/AAH 2AAAH/55H Four Bus Cycle Sequence 5555H/A0H PA/PD DATA Polling (I/O7) or Toggle Bit (I/O6) No Verify Byte? Yes Programming Completed


Chip/Sector Erase Algorithm




51001-14

V29C51001T/V29C51001B

DATA Polling Algorithm



Toggle Bit Algorithm




NOTE:


1. PBA: The byte address to be programmed.


V29C51001T/V29C51001B

Package Diagrams


32-pin Plastic DIP








32-pin PLCC



32-pin TSOP-I

Units in inches



WORLDWIDE OFFICES

V29C51001T/V29C51001B

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2665-4883 FAX: 852-2664-7535

TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI

PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

1 CREATION ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-578-3344 FAX: 886-3-579-2838

SINGAPORE

10 ANSON ROAD #23-13 INTERNATIONAL PLAZA SINGAPORE 079903 PHONE: 65-3231801 FAX: 65-3237013

JAPAN

WBG MARINE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-71

PHONE: 81-43-299-6000 FAX: 81-43-299-6555

IRELAND & UK

BLOCK A UNIT 2 BROOMFIELD BUSINESS PARK MALAHIDE CO. DUBLIN, IRELAND PHONE: +353 1 8038020 FAX: +353 1 8038049

GERMANY (CONTINENTAL EUROPE & ISRAEL)

71083 HERRENBERG BENZSTR. 32 GERMANY

PHONE: +49 7032 2796-0 FAX: +49 7032 2796 22

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

NORTHEASTERN

SUITE 436 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347

SOUTHWESTERN

SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 562-498-3314 FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341

 \circledcirc Copyright 1997, MOSEL VITELIC Inc.

10/98 Printed in U.S.A.

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.