



CMOS Low Cost 8-Bit Buffered Multiplying DAC

AD7524

1.1 Scope.

This specification covers the detail requirements for an 8-bit monolithic CMOS multiplying digital-to-analog converter with on-chip latches for direct interface to most microprocessors. The AD7524 can be used with any supply voltage from +5V to +15V.

1.2 Part Number.

The complete part number per Tables 1 and 2 of this specification is as follows:

Device	Part Number ¹
-1	AD7524S(X)/883B
-2	AD7524T(X)/883B
-3	AD7524U(X)/883B

NOTE

¹See paragraph 1.2.3 for package identifier.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-16	16-Pin Cerdip
E	E-20A	20-Contact LCC

1.3 Absolute Maximum Ratings. ($T_A = 25^\circ\text{C}$ unless otherwise noted)

V_{DD} to GND	-0.3V, +17V
V_{RFB} to GND	$\pm 25\text{V}$
V_{REF} to GND	$\pm 25\text{V}$
Digital Input Voltage to GND	-0.3V to V_{DD}
V_{OUT1} , V_{OUT2} (Pin 1, Pin 2) to Ground	-0.3V to V_{DD}
Power Dissipation			
Up to $+75^\circ\text{C}$	450mW
Derates above $+75^\circ\text{C}$	6mW/ $^\circ\text{C}$
Operating Temperature Range	-55 $^\circ\text{C}$ to +125 $^\circ\text{C}$
Storage Temperature Range	-65 $^\circ\text{C}$ to +150 $^\circ\text{C}$
Lead Temperature (Soldering 10sec)	+300 $^\circ\text{C}$

Note: "Pin numbers refer to DIP package ONLY"

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 35^\circ\text{C/W}$ for Q-16 and E-20A

$\theta_{JA} = 120^\circ\text{C/W}$ for Q-16 and E-20A

AD7524—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit $T_{min} - T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹ $V_{DD} = +15V$	Units
Resolution	RES	-1, 2, 3	8					Bits
Relative Accuracy	RA	-1	1/2	1/2	1/2		From +25°C to T_{max} to T_{min}	\pm LSB max
		-2	1/4	1/2	1/4	1/4		
		-3	1/8	1/2	1/8	1/8		
Gain Error ²	AE	-1, 2, 3	0.6	0.5	0.6			\pm % FSR max
Gain Tempco	TC _{AE}	-1, 2, 3	10				From +25°C to T_{max} to T_{min}	\pm ppm/ $^{\circ}$ C max
Power Supply Rejection	PSRR	-1, 2, 3	0.04	0.02	0.04		$\Delta V_{DD} = \pm 10\%$	\pm %/% max
Output Leakage Current I_{OUT1} I_{OUT2}	I _{OL}	-1, 2, 3	200	50	200		DB0-DB7 = 0V, $\overline{WR} = \overline{CS} = 0V$	\pm nA max
		-1, 2, 3	200	50	200		DB0-DB7 = V_{DD} , $\overline{WR} = \overline{CS} = 0V$	\pm nA max
Output Current Settling Time	t _{SL}	-1, 2, 3	350				To $\pm 1/2$ LSB; $R_{OUT1} = 100\Omega$ $C_{OUT1} = 13pF$; $\overline{WR} = \overline{CS} = 0V$; DB0-DB7 = 0V to V_{DD} or V_{DD} to 0V	ns max
Feedthrough Error ³	FT	-1, 2, 3	50				$V_{REF} = +10V$, 100kHz Sinewave; DB0-DB7 = 0V; $\overline{WR} = \overline{CS} = 0V$	mV p-p max
Input Resistance (Pin 15)	R _{IN}	-1, 2, 3	5	5	5			k Ω min
			20	20	20			k Ω max
Digital Input High Voltage	V _{IH}	-1, 2, 3	13.5	13.5	13.5			V min
Digital Input Low Voltage	V _{IL}	-1, 2, 3	1.5	1.5	1.5			V max
Digital Input Leakage Current	I _{IN}	-1, 2, 3	10	1	10		$V_{IN} = 0V$ or V_{DD}	\pm μ A max
Digital Input Capacitance DB0-DB7 $\overline{WR}, \overline{CS}$	C _{IN}	-1, 2, 3	5 20					pF max pF max
Output Capacitance	C _{OUT1}	-1, 2, 3	120				DB0-DB7 = V_{DD} , $\overline{WR} = \overline{CS} = 0V$	pF max
		-1, 2, 3	30					
	C _{OUT2}	-1, 2, 3	30				DB0-DB7 = 0V, $\overline{WR} = \overline{CS} = 0V$	pF max
		-1, 2, 3	120					
Supply Current	I _{DD}	-1, 2, 3	2	2	2		All Digital Inputs = V _{IL} or V _{IH}	mA max
			500	100	500		All Digital Inputs = 0V or V_{DD}	μ A max
Chip Select to WriteSetup Time ⁴	t _{CS}	-1, 2, 3	150					ns min
Chip Select to Write Hold Time ⁴	t _{CH}	-1, 2, 3	0					ns min
Write Pulse Width ⁴	t _{WR}	-1, 2, 3	150					ns min
Data Setup Time ⁴	t _{DS}	-1, 2, 3	100					ns min
Data Hold Time ⁴	t _{DH}	-1, 2, 3	10					ns min

NOTES

¹ $V_{OUT1} = V_{OUT2} = 0V$; $V_{REF} = +10V$ unless otherwise stated.

²Measured using internal R_{FB} and includes effect of leakage current and gain TC.

³Feedthrough error can be reduced by connecting the metal lid on the package to ground.

⁴Timing per Figure 1.

Table 2.


Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹ $V_{DD} = +5V$	Units
Resolution	RES	-1, 2, 3	8					Bits
Relative Accuracy	RA	-1, 2, 3	1/2	1/2	1/2			\pm LSB max
Gain Error ²	AE	-1, 2, 3	1.4	1.0	1.4			\pm % FSR max
Gain Tempco	TC _{AE}	-1, 2, 3	40				From +25°C to T_{max} to T_{min}	\pm ppm/ $^{\circ}$ C max
Power Supply Rejection	PSRR	-1, 2, 3	0.16	0.08	0.16		$\Delta V_{DD} = \pm 10\%$	\pm %/% max
Output Leakage Current								
I _{OUT1}	I _{OL}	-1, 2, 3	400	50	400		DB0-DB7 = 0V; WR = CS = 0V	\pm nA max
I _{OUT2}	I _{OL}	-1, 2, 3	400	50	400		DB0-DB7 = V _{DD} ; WR = CS = 0V	\pm nA max
Output Current Settling Time	t _{SL}	-1, 2, 3	500				To $\pm 1/2$ LSB; R _{OUT1} = 100 Ω C _{OUT1} = 13 pF; WR = CS = 0V; DB0-DB7 = 0V to V _{DD} or V _{DD} to 0V	ns max
Feedthrough Error ³	FT	-1, 2, 3	50				V _{REF} = +10V, 100kHz Sinewave; DB0-DB7 = 0V; WR = CS = 0V	mV p-p max
Input Resistance (Pin 15)	R _{IN}	-1, 2, 3	5 20	5 20	5 20			k Ω min k Ω max
Digital Input High Voltage	V _{IH}	-1, 2, 3	2.4	2.4	2.4			V min
Digital Input Low Voltage	V _{IL}	-1, 2, 3	0.8	0.8	0.8			V max
Digital Input Leakage Current	I _{IN}	-1, 2, 3	10	1	10		V _{IN} = 0V or V _{DD}	\pm μ A max
Digital Input Capacitance								
DB0-DB7	C _{IN}	-1, 2, 3	5 20					pF max pF max
WR, CS								
Output Capacitance								
C _{OUT1}	C _{OUT1}	-1, 2, 3	120				DB0-DB7 = V _{DD} ; WR = CS = 0V	pF max
C _{OUT2}	C _{OUT2}	-1, 2, 3	30				DB0-DB7 = 0V; WR = CS = 0V	pF max
C _{OUT1}	C _{OUT1}	-1, 2, 3	30					
C _{OUT2}	C _{OUT2}	-1, 2, 3	120					
Supply Current	I _{DD}	-1, 2, 3	2 500	2 100	2 500		All Digital Inputs = V _{IL} or V _{IH} All Digital Inputs = 0V or V _{DD}	mA max μ A max
Chip Select to Write Setup Time ⁴	t _{CS}	-1, 2, 3	240					ns min
Chip Select to Write Hold Time ⁴	t _{CH}	-1, 2, 3	0					ns min
Write Pulse Width ⁴	t _{WR}	-1, 2, 3	240					ns min
Data Setup Time ⁴	t _{DS}	-1, 2, 3	170					ns min
Data Hold Time ⁴	t _{DH}	-1, 2, 3	10					ns min

NOTES

¹V_{OUT1} = V_{OUT2} = 0V; V_{REF} = +10V unless otherwise stated.²Measured using internal R_{FB} and includes effect of leakage current and gain TC.³Feedthrough error can be reduced by connecting the metal lid on the package to ground.⁴Timing per Figure 1.

AD7524

3.2.1 Functional Block Diagram and Terminal Assignments.



3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (80).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).





Table 3. Mode Selection Table

\overline{CS}	\overline{WR}	MODE	DAC RESPONSE
L	L	Write	DAC responds to data bus (DB0 – DB7) inputs
H	X	Hold	Data bus (DB0 – DB7) is locked out;
X	H	Hold	DAC holds last data present when WR or CS assumed HIGH state.

L = Low State, H = High State, X = Don't Care.



NOTES:

- All input signal rise and fall times measured from 10% to 90% of V_{DD}. V_{DD} = +5V, t_r = t_f = 20ns; V_{DD} = +15V, t_r = t_f = 40ns.

2. Timing Measurement Reference level is $\frac{V_{IH} + V_{IL}}{2}$

3. t_{DS} + t_{PH} is approximately constant at 145ns min at +25°C. V_{DD} = +5V and t_{WR} = 170ns min. The AD7524 is specified for a minimum t_{PH} of 10ns, however, in applications where t_{PH} > 10ns, t_{PS} may be reduced accordingly up to the limit t_{PS} = 65ns, t_{PH} = 80ns.

Figure 1. Write Cycle Timing Diagram