


DESCRIPTION:

The DPS832V is a 66-pin Pin Grid Array (PGA) consisting of four 8K X 8 SRAM devices in ceramic LCC packages surface mounted on a co-fired ceramic substrate with matching thermal coefficients. The LCCs are mounted in a rotary pattern resulting in the smallest possible module outline.

The pins have been arranged around a central 0.6" gap which can accommodate a heat rail. In this central gap is a cavity containing four 0.1µf decoupling capacitors.


Provisions have been made in the pinout for use of 256K and 1MB SRAMs, providing an upgrade path to 128KX32 and to 256KX32 increasing the module density from four to thirty-two times.



FEATURES:

- Organizations Available:
32K X 8, 16K X 16 or 8K X 32
- Access Times:
25, 35, 45, 55, 70, 85, 100, 120, 150ns
- Low Data Retention: 2.0V min.
- Fully Static Operation - No clock or refresh required
- TTL-compatible
- 66-Pin PGA (Pin Grid Array) Package
- Same Package as other Versapac Versions (EEPROM, EPROM AND MIXED)
- Module Weight is 15 grams
- Module can be built with devices compliant to MIL-STD 883C

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A0 - A12	Address Inputs
I/O0 - I/O31	Data In/Out
CE0 - CE3	Chip Enables
MCE	Master Chip Enable
WE0 - WE3	Write Enables
OE	Output Enable
VDD	Power (+5V)
Vss	Ground
N.C.	No Connect

10

PIN-OUT DIAGRAM

1 I/O8	12 WE1	23 I/O15	34 I/O24	45 VDD	56 I/O31
2 I/O9	13 CE1	24 I/O14	35 I/O25	46 CE3	57 I/O30
3 I/O10	14 VSS	25 I/O13	36 I/O26	47 WE3	58 I/O29
† 4 MCE	15 I/O11	26 I/O12	37 A6	48 I/O27	59 I/O28
* 5 N.C.	16 A10	27 OE	38 A7	49 A3	60 A0
* 6 N.C.	17 A11	28 N.C.	39 N.C.	50 A4	61 A1
* 7 N.C.	18 A12	29 WE0	40 A8	51 A5	62 A2
8 N.C.	19 VDD	30 I/O7	41 A9	52 WE2	63 I/O23
9 I/O0	20 CE0	31 I/O6	42 I/O16	53 CE2	64 I/O22
10 I/O1	21 N.C.	32 I/O5	43 I/O17	54 VSS	65 I/O21
11 I/O2	22 I/O3	33 I/O4	44 I/O18	55 I/O19	66 I/O20

* Designers should connect these pins to A13, 14, A15 and A16 for future upgrades.

† To enable BKX8 SRAM pin 4 (MCE) must be held in logic "1" condition.

DPS832V-25, -35, -45, -55, -70, -85 DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-10	+10	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , OE = V _{IH} , or WE = V _{IL}	-10	+10	-10	+10	-10	+10	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , MCE = V _{IH} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		400		400		400	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		640		640		640	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V		60		80		80	mA
I _{SB2}	Standby Current (TTL)	CE = V _{IH} , MCE = V _{IL}		120		120		120	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

DPS832V-25, -35, -45, -55, -70, -85 DATA RETENTION CHARACTERISTICS						
Symbol	Parameter	Test Condition	Min.	TYP.	Max.	Unit
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V, MCE ≤ 0.2V CE ≥ V _{DD} - 0.2V		0.4	1.2	mA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V, MCE ≤ 0.2V CE ≥ V _{DD} - 0.2V		1.5	2.4	mA
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _R	Recovery Time	t _{RC} = Read Cycle Timing	5			ms

DPS832V-100, -120, -150 DC OPERATING CHARACTERISTICS: Over operating ranges										
Symbol	Characteristics	Test Conditions	Typ.	C		I		M/B		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-	-10	+10	-10	+10	-10	+10	μA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , OE = V _{IH} , or WE = V _{IL}	-	-10	+10	-10	+10	-10	+10	μA
I _{CC1}	Active Supply Current	CE = V _{IL} , MCE = V _{IH} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA	140		180		180		200	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA	200		240		260		280	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V	4		480		600		1100	μA
I _{SB2}	Standby Current (TTL)	CE = V _{IH} , MCE = V _{IL}	2		8		8		8	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA	-		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	-	2.4		2.4		2.4		V

DPS832V-100, -120, -150 DATA RETENTION CHARACTERISTICS						
Symbol	Parameter	Test Condition	Min.	TYP.	Max.	Unit
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V, MCE ≤ 0.2V CE ≥ V _{DD} - 0.2V		6	400	μA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V, MCE ≤ 0.2V CE ≥ V _{DD} - 0.2V		8	440	μA
t _{CDR}	Chip Disable to Data Retention Time		0			ns
t _R	Recovery Time	t _{RC} = Read Cycle Timing	5			ms

RECOMMENDED OPERATING RANGE¹

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temp.	0	+25	+70	°C

ABSOLUTE MAXIMUM RATINGS³

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{CC}	Supply Voltage ¹	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} +0.5	V

TRUTH TABLE

Mode	MCE	$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O Pin	Supply Current
Not Selected	X	H	X	X	HIGH-Z	Standby
Not Selected	L	X	X	X	HIGH-Z	Standby
DOUT Disable	H	L	H	H	HIGH-Z	Active
Read	H	L	H	L	DOUT	Active
Write	H	L	L	H*	DIN	Active

H = HIGH L = LOW X = Don't Care

* If $\overline{\text{OE}}$ is LOW during Write, t_{wHZ} must be observed before data is presented to the device.CAPACITANCE⁴: T_A = 25°C, F = 1.0MHz

Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	50	pF	V _{IN} = 0V
C _{CE}	Chip Enable	20		
C _{WE}	Write Enable	20		
C _{OE}	Output Enable	50		
C _{I/O}	Data Input/Output	20		

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns**
Input and Output Timing Reference Levels	1.5V

** Transition between 0.8V and 2.2V.

DC OUTPUT CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -1.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 2.1mA	-	0.4	V


10

OUTPUT LOAD

Load	C _L	Parameters Measured
1	100 pF	except t _{LZ1} , t _{LZ2} , t _{HZ1} , t _{HZ2} , t _{OLZ} , t _{OHZ} , t _{ow} , and t _{whz}
2	5 pF	t _{LZ1} , t _{LZ2} , t _{HZ1} , t _{HZ2} , t _{OLZ} , t _{OHZ} , t _{ow} , and t _{whz}

Figure 1. Output Load



*** Including Probe and Jig Capacitance.




AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges													
No.	Symbol	Parameter	-25		-35		-45		-55		-70		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	25		35		45		55		70		ns
2	t _{AA}	Address Access Time		25		35		45		55		70	ns
3	t _{CO1}	Chip Enable (CE) to Output Valid		25		35		45		55		70	ns
4	t _{CO2}	Chip Enable (MCE) to Output Valid		25		35		45		55		70	ns
5	t _{OE}	Output Enable to Output Valid		15		25		25		35		40	ns
6	t _{OH}	Output Hold from Address Change	3		3		3		3		3		ns
7	t _{LZ1}	Chip Enable (CE) to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns
8	t _{LZ2}	Chip Enable (MCE) to Output in LOW-Z ^{4, 6}	5		5		5		5		5		ns
9	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 6}	0		0		5		5		5		ns
10	t _{HZ1}	Chip Enable (CE) to Output in HIGH-Z ^{4, 6}		15		15		20		25		30	ns
11	t _{HZ2}	Chip Enable (MCE) to Output in HIGH-Z ^{4, 6}		15		15		20		25		30	ns
12	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 6}		15		15		20		25		30	ns
AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁷													
No.	Symbol	Parameter	-25		-35		-45		-55		-70		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
13	t _{WC}	Write Cycle Time	25		35		45		55		70		ns
14	t _{AW}	Address Valid to End of Write	20		30		40		50		65		ns
15	t _{CW1}	Chip Enable (CE) to End of Write	20		30		40		50		65		ns
16	t _{CW2}	Chip Enable (MCE) to End of Write	20		30		40		50		65		ns
17	t _{DW}	Data Valid to End of Write	15		20		25		25		30		ns
18	t _{DH}	Data Hold Time	3		3		3		3		3		ns
19	t _{WP}	Write Pulse Width	20		30		40		50		60		ns
20	t _{AS}	Address Set-up Time*	0		0		0		0		0		ns
21	t _{WR}	Write Recovery Time	0		0		0		0		0		ns
22	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 6}		15		15		20		25		30	ns
23	t _{OW}	Output Active from End of Write	5		5		5		5		5		ns



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges												
No.	Symbol	Parameter	-85		-100		-120		-150		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
1	t _{RC}	Read Cycle Time	85		100		120		150		ns	
2	t _{AA}	Address Access Time		85		100		120		150	ns	
3	t _{CO1}	Chip Enable (CE) to Output Valid		85		100		120		150	ns	
4	t _{CO2}	Chip Enable (MCE) to Output Valid		85		100		120		150	ns	
5	t _{OE}	Output Enable to Output Valid		60		60		60		70	ns	
6	t _{OH}	Output Hold from Address Change	5		10		10		10		ns	
7	t _{LZ1}	Chip Enable (CE) to Output in LOW-Z ^{4, 6}	10		10		10		10		ns	
8	t _{LZ2}	Chip Enable (MCE) to Output in LOW-Z ^{4, 6}	10		10		10		10		ns	
9	t _{OLZ}	Output Enable to Output in LOW-Z ^{4, 6}	5		5		5		5		ns	
10	t _{HZ1}	Chip Enable (CE) to Output in HIGH-Z ^{4, 6}		30		35		40		50	ns	
11	t _{HZ2}	Chip Enable (MCE) to Output in HIGH-Z ^{4, 6}		30		35		40		50	ns	
12	t _{OHZ}	Output Enable to Output in HIGH-Z ^{4, 6}		30		35		40		50	ns	
AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ⁷												
No.	Symbol	Parameter	-85		-100		-120		-150		Unit	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
13	t _{WC}	Write Cycle Time	85		100		120		150		ns	
14	t _{AW}	Address Valid to End of Write	75		90		100		120		ns	
15	t _{CW1}	Chip Enable to End of Write	75		90		100		120		ns	
16	t _{CW1}	Chip Enable to End of Write	75		90		100		120		ns	
17	t _{DW}	Data Valid to End of Write	35		40		50		60		ns	
18	t _{DH}	Data Hold Time	0		0		0		0		ns	
19	t _{WP}	Write Pulse Width	75		80		90		100		ns	
20	t _{AS}	Address Set-up Time*	0		0		0		0		ns	
21	t _{WR}	Write Recovery Time	0		0		0		0		ns	
22	t _{WHZ}	Write Enable to Output in HIGH-Z ^{4, 6}		35		35		40		50	ns	
23	t _{OW}	Output Active from End of Write	5		5		5		5		ns	

* Valid for both Read and Write Cycles.




10





MECHANICAL DRAWING



NOTES:

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage.
6. When $\overline{OE}$ and $\overline{CE}$ are LOW and $\overline{WE}$ is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
7. The outputs are in a high impedance state when $\overline{WE}$ is LOW.

10

WAVEFORM KEY

Data Valid

Transition from
HIGH to LOW

Transition from
LOW to HIGH

Data Undefined
or Don't Care

ORDERING INFORMATION						
DP	S832	V	- XXX	X		
PREFIX	DEVICE TYPE	PACKAGE	SPEED	GRADE		
					C	COMMERCIAL 0°C to +70°C
					I	INDUSTRIAL -40°C to +85°C
					M	MILITARY -55°C to +125°C
					B*	MIL-PROCESSED -55°C to +125°C
					25	25ns
					35	35ns
					45	45ns
					55	55ns
					70	70ns
					85	85ns
					100	100ns
					120	120ns
					150	150ns
					V	66-PIN PGA VERSAPAC
						CMOS SRAM 32Kx8, 16Kx16, OR 8Kx32

* B grade modules can be constructed with 883 devices.

h

Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
(714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772