

DRAM

4 MEG x 1 DRAM

5V, FAST PAGE MODE, OPTIONAL
EXTENDED REFRESH

FEATURES

- 1,024-cycle refresh distributed across 16ms (MT4C1004J) or 128ms (MT4C1004J L only)
- Industry-standard pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V $\pm 10\%$ power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN; optional Extended
- FAST PAGE MODE access cycle
- Low power, 0.8mW standby; 225mW active, typical (MT4C1004J L)

OPTIONS

- Timing
 - 60ns access
 - 70ns access
- Packages
 - Plastic SOJ (300 mil)
 - Plastic TSOP (300 mil)
- Refresh Rate
 - Standard 16ms period
 - Extended 128ms period
- Part Number Example: MT4C1004JDJ-6 L

MARKING

-6
-7

DJ
TG

None
L

KEY TIMING PARAMETERS


SPEED	'RC	'RAC	'PC	'AA	'CAC	'RP
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns

GENERAL DESCRIPTION


The MT4C1004J(L) is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after

PIN ASSIGNMENT (Top View)

20/26-Pin SOJ (DA-1)



20/26-Pin TSOP (DB-1)



*Address not used for RAS-ONLY REFRESH

data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or RAS). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle.


FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ refresh cycle (RAS ONLY, CBR, or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms for the MT4C1004J and every 128ms for the MT4C1004J L, regardless of sequence. The CBR and extended refresh cycles will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FPM DRAM

FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



***NOTE:** 1. If $\overline{WE}$ goes LOW prior to $\overline{CAS}$ going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If $\overline{CAS}$ goes LOW prior to $\overline{WE}$ going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					'R	'C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	H	ROW	COL	"don't care"	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	"don't care"	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In	High-Z
	2nd Cycle	L	H→L	L	n/a	COL	Data-In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Data-In	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-In	Data-Out
RAS-ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	H	X	X	"don't care"	High-Z

FPM DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic).....	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 5, 6, 7) (V_{CC} = +5V ±10%)

FPM DRAM

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT					
Any input 0V ≤ V _{IN} ≤ V _{CC} +1V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS}$ = $\overline{CAS}$ = V _{IH})	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS}$ = $\overline{CAS}$ = V _{CC} -0.2V)	I _{CC2}	1	1	mA	
	I _{CC2} (L only)	200	200	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}$, $\overline{CAS}$, single address cycling; 'RC = 'RC [MIN])	I _{CC3}	110	100	mA	3, 25
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS}$ = V _{IL} , $\overline{CAS}$, address cycling; 'PC = 'PC [MIN])	I _{CC4}	80	70	mA	3, 25
REFRESH CURRENT: $\overline{RAS}$ ONLY Average power supply current ($\overline{RAS}$ cycling, $\overline{CAS}$ = V _{IH} ; 'RC = 'RC [MIN])	I _{CC5}	110	100	mA	3, 25
REFRESH CURRENT: CBR Average power supply current ($\overline{RAS}$, $\overline{CAS}$, address cycling; 'RC = 'RC [MIN])	I _{CC6}	110	100	mA	3, 4
REFRESH CURRENT: Extended (L version only) Average power supply current during Extended Refresh: $\overline{CAS}$ = 0.2V or CBR cycling; $\overline{RAS}$ = 'RAS (MIN); WE = V _{CC} -0.2V; A0-A10 and D _{IN} = V _{CC} -0.2V or 0.2V (D _{IN} may be left open); 'RC = 125μs (1,024 rows at 125μs = 128ms)	I _{CC7} (L only)	300	300	μA	3, 4, 6, 23

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	C _{i1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{i2}	7	pF	2
Output Capacitance: Q	C _o	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{CC} = +5V \pm 10\%$)

AC CHARACTERISTICS		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Access time from column-address	t_{AA}		30		35	ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	t_{AR}	45		50		ns	
Column-address setup time	t_{ASC}	0		0		ns	
Row-address setup time	t_{ASR}	0		0		ns	
Column-address to $\overline{\text{WE}}$ delay time	t_{AWD}	30		35		ns	20
Access time from $\overline{\text{CAS}}$	t_{CAC}		15		20	ns	14
Column-address hold time	t_{CAH}	10		15		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	15	10,000	20	10,000	ns	
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	t_{CHR}	10		10		ns	4
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	0		0		ns	
$\overline{\text{CAS}}$ precharge time	t_{CP}	10		10		ns	15
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		35		40	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10		10		ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	60		70		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	t_{CSR}	10		10		ns	4
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	15		20		ns	20
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15		20		ns	
Data-in hold time	t_{DH}	10		15		ns	21
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	45		55		ns	
Data-in setup time	t_{DS}	0		0		ns	21
Output buffer turn-off delay	t_{OFF}	3	15	3	20	ns	19, 25
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t_{PRWC}	60		70		ns	
Access time from $\overline{\text{RAS}}$	t_{RAC}		60		70	ns	13
$\overline{\text{RAS}}$ to column-address delay time	t_{RAD}	15	30	15	35	ns	17
Row-address hold time	t_{RAH}	10		10		ns	
Column-address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30		35		ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	60	10,000	70	10,000	ns	23
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t_{RASP}	60	100,000	70	100,000	ns	23
Random READ or WRITE cycle time	t_{RC}	110		130		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	45	20	50	ns	16
Read command hold time (referenced to $\overline{\text{CAS}}$)	t_{RCH}	0		0		ns	18
Read command setup time	t_{RCS}	0		0		ns	
Refresh period (1,024 cycles)	t_{REF}		16		16	ms	
Refresh period (1,024 cycles) L version	t_{REF}		128		128	ms	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 5, 6, 7, 8, 9, 10, 11, 12) ($V_{CC} = +5V \pm 10\%$)

AC CHARACTERISTICS

PARAMETER

$\overline{RAS}$ precharge time
 $\overline{RAS}$ to $\overline{CAS}$ precharge time
 Read command hold time (referenced to $\overline{RAS}$)
 $\overline{RAS}$ hold time
 READ WRITE cycle time
 $\overline{RAS}$ to $\overline{WE}$ delay time
 Write command to $\overline{RAS}$ lead time
 Transition time (rise or fall)
 Write command hold time
 Write command hold time (referenced to $\overline{RAS}$)
 $\overline{WE}$ command setup time
 Write command pulse width
 $\overline{WE}$ hold time (CBR REFRESH)
 $\overline{WE}$ setup time (CBR REFRESH)

SYM	-6		-7		UNITS	NOTES
MIN	MAX	MIN	MAX			
t_{RP}	40		50		ns	
t_{RPC}	0		0		ns	
t_{RRH}	0		0		ns	18
t_{RSH}	15		20		ns	
t_{RWC}	130		155		ns	
t_{RWD}	60		70		ns	20
t_{RWL}	15		20		ns	
t_T	3	50	3	50	ns	
t_{WCH}	10		15		ns	
t_{WCR}	45		55		ns	
t_{WCS}	0		0		ns	20
t_{WP}	10		15		ns	
t_{WRH}	10		10		ns	
t_{WRP}	10		10		ns	


FPM DRAM

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 4.5V$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$) is assured.
6. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
7. AC characteristics assume $t_T = 5\text{ns}$.
8. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
9. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
10. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
11. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates and 100pF .
13. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
14. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
15. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} .
16. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
17. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
18. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
19. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
20. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE, READ WRITE and READ-MODIFY-WRITE cycles only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit through-out the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of data-out is indeterminate (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}).
21. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early WRITE cycles and $\overline{\text{WE}}$ leading edge in late WRITE or READ WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
23. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
24. The 3ns minimum is a parameter guaranteed by design.
25. Column-address changed once each cycle.

FPM DRAM


READ CYCLE



TIMING PARAMETERS

SYM	-6		-7		UNITS	SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX			MIN	MAX	MIN	MAX	
tAA		30		35	ns	tRAD	15	30	15	35	ns
tAR	45		50		ns	tRAH	10		10		ns
tASC	0		0		ns	tRAL	30		35		ns
tASR	0		0		ns	tRAS	60	10,000	70	10,000	ns
tCAC		15		20	ns	tRC	110		130		ns
tCAH	10		15		ns	tRCD	20	45	20	50	ns
tCAS	15	10,000	20	10,000	ns	tRCH	0		0		ns
tCLZ	0		0		ns	tRCS	0		0		ns
tCRP	10		10		ns	tRP	40		50		ns
tCSH	60		70		ns	tRRH	0		0		ns
tOFF	3	15	3	20	ns	tRSH	15		20		ns
tRAC		60		70	ns						

EARLY WRITE CYCLE




FPM DRAM

TIMING PARAMETERS

SYM	-6		-7		UNITS	SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX			MIN	MAX	MIN	MAX	
tAR	45		50		ns	tRAH	10		10		ns
tASC	0		0		ns	tRAL	30		35		ns
tASR	0		0		ns	tRAS	60	10,000	70	10,000	ns
tCAH	10		15		ns	tRC	110		130		ns
tCAS	15	10,000	20	10,000	ns	tRCD	20	45	20	50	ns
tCRP	10		10		ns	tRP	40		50		ns
tCSH	60		70		ns	tRSH	15		20		ns
tCWL	15		20		ns	tRWL	15		20		ns
tDH	10		15		ns	tWCH	10		15		ns
tDHR	45		55		ns	tWCR	45		55		ns
tDS	0		0		ns	tWCS	0		0		ns
tRAD	15	30	15	35	ns	tWP	10		15		ns


READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)



TIMING PARAMETERS

SYM	MIN	MAX	MIN	MAX	UNITS	SYM	MIN	MAX	MIN	MAX	UNITS
t_{AA}		30		35	ns	t_{OFF}	3	15	3	20	ns
t_{AR}	45		50		ns	t_{RAC}		60		70	ns
t_{ASC}	0		0		ns	t_{RAD}	15	30	15	35	ns
t_{ASR}	0		0		ns	t_{RAH}	10		10		ns
t_{AWD}	30		35		ns	t_{RAL}	30		35		ns
t_{CAC}		15		20	ns	t_{RAS}	60	10,000	70	10,000	ns
t_{CAH}	10		15		ns	t_{RCD}	20	45	20	50	ns
t_{CAS}	15	10,000	20	10,000	ns	t_{RCS}	0		0		ns
t_{CLZ}	0		0		ns	t_{RP}	40		50		ns
t_{CRP}	10		10		ns	t_{RSH}	15		20		ns
t_{CSH}	60		70		ns	t_{RWC}	130		155		ns
t_{CWD}	15		20		ns	t_{RWD}	60		70		ns
t_{CWL}	15		20		ns	t_{RWL}	15		20		ns
t_{DH}	10		15		ns	t_{WP}	10		15		ns
t_{DS}	0		0		ns						


FAST-PAGE-MODE READ CYCLE



TIMING PARAMETERS

-6						-7					
SYM	MIN	MAX	MIN	MAX	UNITS	SYM	MIN	MAX	MIN	MAX	UNITS
'AA		30		35	ns	'PC	35		40		ns
'AR	45		50		ns	'RAC		60		70	ns
'ASC	0		0		ns	'RAD	15	30	15	35	ns
'ASR	0		0		ns	'RAH	10		10		ns
'CAC		15		20	ns	'RAL	30		35		ns
'CAH	10		15		ns	'RASP	60	100,000	70	100,000	ns
'CAS	15	10,000	20	10,000	ns	'RCD	20	45	20	50	ns
'CLZ	0		0		ns	'RCH	0		0		ns
'CP	10		10		ns	'RCS	0		0		ns
'CPA		35		40	ns	'RP	40		50		ns
'CRP	10		10		ns	'RRH	0		0		ns
'CSH	60		70		ns	'RSH	15		20		ns
'OFF	3	15	3	20	ns						


FAST-PAGE-MODE EARLY-WRITE CYCLE



TIMING PARAMETERS

-6			-7			-6			-7		
SYM	MIN	MAX	MIN	MAX	UNITS	SYM	MIN	MAX	MIN	MAX	UNITS
'AR	45		50		ns	'RAD	15	30	15	35	ns
'ASC	0		0		ns	'RAH	10		10		ns
'ASR	0		0		ns	'RAL	30		35		ns
'CAH	10		15		ns	'RASP	60	100,000	70	100,000	ns
'CAS	15	10,000	20	10,000	ns	'RCD	20	45	20	50	ns
'CP	10		10		ns	'RP	40		50		ns
'CRP	10		10		ns	'RSH	15		20		ns
'CSH	60		70		ns	'RWL	15		20		ns
'CWL	15		20		ns	'WCH	10		15		ns
'DH	10		15		ns	'WCR	45		55		ns
'DHR	45		55		ns	'WCS	0		0		ns
'DS	0		0		ns	'WP	10		15		ns
'PC	35		40		ns						

FAST-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)




FPM DRAM

TIMING PARAMETERS

-6						-7					
SYM	MIN	MAX	MIN	MAX	UNITS	SYM	MIN	MAX	MIN	MAX	UNITS
'AA		30		35	ns	'DS	0		0		ns
'AR	45		50		ns	'OFF	3	15	3	20	ns
'ASC	0		0		ns	'PC	35		40		ns
'ASR	0		0		ns	'PRWC	60		70		ns
'AWD	30		35		ns	'RAC		60		70	ns
'CAC		15		20	ns	'RAD	15	30	15	35	ns
'CAH	10		15		ns	'RAH	10		10		ns
'CAS	15	10,000	20	10,000	ns	'RAL	30		35		ns
'CLZ	0		0		ns	'RASP	60	100,000	70	100,000	ns
'CP	10		10		ns	'RCD	20	45	20	50	ns
'CPA		35		40	ns	'RCS	0		0		ns
'CRP	10		10		ns	'RP	40		50		ns
'CSH	60		70		ns	'RSH	15		20		ns
'CWD	15		20		ns	'RWD	60		70		ns
'CWL	15		20		ns	'RWL	15		20		ns
'DH	10		15		ns	'WP	10		15		ns

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE



☒ DON'T CARE

UNDEFINED


NOTE:

1. Do not drive data prior to tristate.
2. Assumes D and Q are tied together.


TIMING PARAMETERS

-6						-7					
SYM	MIN	MAX	MIN	MAX	UNITS	SYM	MIN	MAX	MIN	MAX	UNITS
'AA		30		35	ns	'PC	35		40		ns
'AR	45		50		ns	'RAC		60		70	ns
'ASC	0		0		ns	'RAD	15	30	15	35	ns
'ASR	0		0		ns	'RAH	10		10		ns
'CAC		15		20	ns	'RAL	30		35		ns
'CAH	10		15		ns	'RASP	60	100,000	70	100,000	ns
'CAS	15	10,000	20	10,000	ns	'RCD	20	45	20	50	ns
'CLZ	0		0		ns	'RCS	0		0		ns
'CP	10		10		ns	'RP	40		50		ns
'CRP	10		10		ns	'RSH	15		20		ns
'CSH	60		70		ns	'RWL	15		20		ns
'CWL	15		20		ns	'WCH	10		15		ns
'DH	10		15		ns	'WCS	0		0		ns
'DS	0		0		ns	'WP	10		15		ns
'OFF	3	15	3	20	ns						

RAS-ONLY REFRESH CYCLE
($\overline{WE}$ and A10 = DON'T CARE)



CBR REFRESH CYCLE
(Addresses = DON'T CARE)




DON'T CARE
 UNDEFINED

TIMING PARAMETERS

SYM	MIN	-6 MAX	MIN	-7 MAX	UNITS	SYM	MIN	-6 MAX	MIN	-7 MAX	UNITS
t'ASR	0		0		ns	t'RAS	60	10,000	70	10,000	ns
t'CHR	10		10		ns	t'RC	110		130		ns
t'CP	10		10		ns	t'RP	40		50		ns
t'CRP	10		10		ns	t'RPC	0		0		ns
t'CSR	10		10		ns	t'WRH	10		10		ns
t'RAH	10		10		ns	t'WRP	10		10		ns

HIDDEN REFRESH CYCLE²²
(WE = HIGH)



TIMING PARAMETERS

SYM	-6		-7	-7	UNITS	SYM	-6		-7	-7	UNITS
	MIN	MAX	MIN	MAX			MIN	MAX	MIN	MAX	
tAA		30		35	ns	tOFF	3	15	3	20	ns
tAR	45		50		ns	tRAC		60		70	ns
tASC	0		0		ns	tRAD	15	30	15	35	ns
tASR	0		0		ns	tRAH	10		10		ns
tCAC		15		20	ns	tRAL	30		35		ns
tCAH	10		15		ns	tRAS	60	10,000	70	10,000	ns
tCHR	10		10		ns	tRCD	20	45	20	50	ns
tCLZ	0		0		ns	tRP	40		50		ns
tCRP	10		10		ns	tRSH	15		20		ns