

**Features**

- Fast Read Access Time - 70 ns
- Unregulated Battery Power Supply Range, 2.7 V to 3.6 V
- Compatible with JEDEC Standard AT27C010
- Low Power CMOS Operation
  - 20  $\mu$ A max. Standby
  - 29 mW max. Active at 5 MHz for  $V_{CC} = 3.6$  V
- Wide Selection of JEDEC Standard Packages
  - 32-Lead 600-mil PDIP and Cerdip
  - 32-Pad PLCC and LCC
  - 32-Lead TSOP
- High Reliability CMOS Technology
  - 2,000 V ESD Protection
  - 200 mA Latchup Immunity
- Rapid Programming - 100  $\mu$ s/byte (typical)
- Two-Line Control
- CMOS and TTL Compatible Inputs and Outputs
  - JEDEC Standard for LVTTL and LVBO
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

**Description**

The AT27BV010 chip is a high performance, low power, low voltage 1,048,576 bit ultraviolet erasable and electrically programmable read only memory (EPROM) organized as 128K by 8 bits. It requires only one supply in the range of 2.7 to 3.6 V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5-V parts while keeping the low power consumption of a 3-V supply. At  $V_{CC} = 2.7$  V, any byte can be accessed in less than 70 ns. With a typical power draw of only 18 mW at 5 MHz and  $V_{CC} = 3$  V, the AT27BV010 consumes less than one-fifth the power of a standard 5-V EPROM. Standby mode supply current is typically less than 1  $\mu$ A at 3 V. The AT27BV010 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

*(continued)*


**1 Megabit  
(128K x 8)  
Unregulated  
Battery-Voltage  
High Speed  
UV  
Erasable  
CMOS  
EPROM**

**Preliminary**


**Pin Configurations**

Pin Name	Function
A0-A16	Addresses
O0-O7	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe
NC	No Connect


CDIP, PDIP Top View



LCC, PLCC Top View



TSOP Top View  
Type 1





## Description (Continued)

The AT27BV010 comes in a choice of industry standard JEDEC-approved packages, including: one-time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.

The AT27BV010 operating with  $V_{CC}$  at 3.0 V produces TTL level outputs that are compatible with standard TTL logic devices operating at  $V_{CC} = 5.0$  V. At  $V_{CC} = 2.7$  V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications.

Atmel's AT27BV010 has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu$ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV010 programs exactly the same way as a standard 5-V AT27C010 and uses the same programming equipment.

## Erasure Characteristics


The entire memory array of the AT27BV010 is erased (all outputs read as  $V_{OH}$ ) after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000  $\mu$ W/cm<sup>2</sup> intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

## Operating Modes

Mode \ Pin	$\overline{CE}$	$\overline{OE}$	PGM	Ai	$V_{PP}$	$V_{CC}$	Outputs
Read <sup>(2)</sup>	$V_{IL}$	$V_{IL}$	X <sup>(1)</sup>	Ai	X	$V_{CC}$ <sup>(2)</sup>	DOUT
Output Disable <sup>(2)</sup>	X	$V_{IH}$	X	X	X	$V_{CC}$ <sup>(2)</sup>	High Z
Standby <sup>(2)</sup>	$V_{IH}$	X	X	X	X	$V_{CC}$ <sup>(2)</sup>	High Z
Rapid Program <sup>(3)</sup>	$V_{IL}$	$V_{IH}$	$V_{IL}$	Ai	$V_{PP}$	$V_{CC}$ <sup>(3)</sup>	DIN
PGM Verify <sup>(3)</sup>	$V_{IL}$	$V_{IL}$	$V_{IH}$	Ai	$V_{PP}$	$V_{CC}$ <sup>(3)</sup>	DOUT
PGM Inhibit <sup>(3)</sup>	$V_{IH}$	X	X	X	$V_{PP}$	$V_{CC}$ <sup>(3)</sup>	High Z
Product Identification <sup>(3,5)</sup>	$V_{IL}$	$V_{IL}$	X	A9= $V_{IH}$ <sup>(4)</sup> A0= $V_{IH}$ or $V_{IL}$ A1-A16= $V_{IL}$	X	$V_{CC}$ <sup>(3)</sup>	Identification Code

- Notes:
1. X can be  $V_{IL}$  or  $V_{IH}$ .
  2. Read, output disable, and standby modes require  $V_{CC} \leq 3.7$  V.
  3. Refer to Programming Characteristics. Programming modes require  $V_{CC} \geq 4.5$  V.

## Block Diagram



## Absolute Maximum Ratings\*

Temperature Under Bias .....	-40°C to +85°C
Storage Temperature .....	-65°C to +125°C
Voltage on Any Pin with Respect to Ground .....	-2.0 V to +7.0 V <sup>(1)</sup>
Voltage on A9 with Respect to Ground .....	-2.0 V to +14.0 V <sup>(1)</sup>
$V_{PP}$ Supply Voltage with Respect to Ground .....	-2.0 V to +14.0 V <sup>(1)</sup>
Integrated UV Erase Dose .....	7258 W-sec/cm <sup>2</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Note:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC} + 0.75$  V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0 V for pulses of less than 20 ns.

## D.C. and A.C. Operating Conditions for Read Operation

AT27BV010						
		-70	-90	-12	-15	
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	
V <sub>CC</sub> Power Supply		2.7 V to 3.6 V	2.7 V to 3.6 V	2.7 V to 3.6 V	2.7 V to 3.6 V	

3

## D.C. and Operating Characteristics for Read Operation

(V<sub>CC</sub> = 2.7 V to 3.6 V unless otherwise specified)

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>		±1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>		±5	μA
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μA
I <sub>SB</sub>	V <sub>CC</sub> <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3$ V		20	μA
		I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> + 0.5 V		100	μA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, $\overline{CE} = V_{IL}$ , V <sub>CC</sub> = 3.6 V	Com.	8	mA
			Ind.	10	mA
V <sub>IL</sub>	Input Low Voltage	V <sub>CC</sub> = 3.0 to 3.6 V	-0.6	0.8	V
		V <sub>CC</sub> = 2.7 to 3.6 V	-0.6	0.2xV <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage	V <sub>CC</sub> = 3.0 to 3.6 V	2.0	V <sub>CC</sub> +0.5	V
		V <sub>CC</sub> = 2.7 to 3.6 V	0.7xV <sub>CC</sub>	V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
		I <sub>OL</sub> = 100 μA		0.2	V
		I <sub>OL</sub> = 20 μA		0.1	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
		I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2		V
		I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1		V


Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub>. 2. V<sub>PP</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>PP</sub>.

## A.C. Characteristics for Read Operation (V<sub>CC</sub> = 2.7 V to 3.6 V)

		AT27BV010								
		-70		-90		-12		-15		
Symbol	Parameter	Condition		Min	Max	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(3)</sup>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		70		90		120		ns
t <sub>CE</sub> <sup>(2)</sup>	$\overline{CE}$ to Output Delay	$\overline{OE} = V_{IL}$		70		90		120		ns
t <sub>OE</sub> <sup>(2,3)</sup>	$\overline{OE}$ to Output Delay	$\overline{CE} = V_{IL}$		50		50		50		ns
t <sub>DF</sub> <sup>(4,5)</sup>	$\overline{OE}$ or $\overline{CE}$ High to Output Float			40		40		40		ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first			0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.


## A.C. Waveforms for Read Operation <sup>(1)</sup>



### Notes:


1. Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V, unless otherwise specified.
2.  $\overline{OE}$  may be delayed up to  $t_{CE-tOE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .
3.  $\overline{OE}$  may be delayed up to  $t_{ACC-tOE}$  after the address is valid without impact on  $t_{ACC}$ .
4. This parameter is only sampled and is not 100% tested.
5. Output float is defined as the point when data is no longer driven.

## Input Test Waveform and Measurement Level



$t_R, t_F < 20$  ns (10% to 90%)

## Output Test Load




Note:  $C_L = 100$  pF including jig capacitance.

## Pin Capacitance ( $f = 1$ MHz, $T = 25^\circ\text{C}$ ) <sup>(1)</sup>

	Typ	Max	Units	Conditions
$C_{IN}$	4	8	pF	$V_{IN} = 0$ V
$C_{OUT}$	8	12	pF	$V_{OUT} = 0$ V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## Programming Waveforms <sup>(1)</sup>



### Notes:

1. The Input Timing Reference is 0.8 V for  $V_{IL}$  and 2.0 V for  $V_{IH}$ .
2.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer.
3. When programming the AT27BV010 a 0.1- $\mu\text{F}$  capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.

## D.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25\text{ V}$

Sym- bol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I <sub>LI</sub>	Input Load Current	$V_{IN}=V_{IL}, V_{IH}$		10	$\mu\text{A}$
V <sub>IL</sub>	Input Low Level	(All Inputs)	-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	$V_{CC}+1$	V
V <sub>OL</sub>	Output Low Volt.	$I_{OL}=2.1\text{ mA}$		.45	V
V <sub>OH</sub>	Output High Volt.	$I_{OH}=-400\ \mu\text{A}$	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			40	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	$\overline{CE}=\overline{PGM}=V_{IL}$		20	mA
V <sub>ID</sub>	A9 Product Identification Voltage		11.5	12.5	V

## A.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25\text{ V}$

Sym- bol	Parameter	Test Conditions* (see Note 1)	Limits		Units
			Min	Max	
t <sub>AS</sub>	Address Setup Time		2		$\mu\text{s}$
t <sub>CES</sub>	$\overline{CE}$ Setup Time		2		$\mu\text{s}$
t <sub>OES</sub>	$\overline{OE}$ Setup Time		2		$\mu\text{s}$
t <sub>DS</sub>	Data Setup Time		2		$\mu\text{s}$
t <sub>AH</sub>	Address Hold Time		0		$\mu\text{s}$
t <sub>DH</sub>	Data Hold Time		2		$\mu\text{s}$
t <sub>DFP</sub>	$\overline{OE}$ High to Out- put Float Delay	(Note 2)	0	130	ns
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		2		$\mu\text{s}$
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		2		$\mu\text{s}$
t <sub>PW</sub>	PGM Program Pulse Width	(Note 3)	95	105	$\mu\text{s}$
t <sub>OE</sub>	Data Valid from $\overline{OE}$			150	ns

### \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%) ..... 20 ns  
 Input Pulse Levels ..... 0.45 V to 2.4 V  
 Input Timing Reference Level ..... 0.8 V to 2.0 V  
 Output Timing Reference Level ..... 0.8 V to 2.0 V

### Notes:

- V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- Program Pulse width tolerance is 100  $\mu\text{sec} \pm 5\%$ .

## Atmel's 27BV010 Integrated Product Identification Code<sup>(1)</sup>


Codes	Pins									Hex Data
	A0	O7	O6	O5	O4	O3	O2	O1	O0	
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

Note: 1. The AT27BV010 has the same Product Identification Code as the AT27C010. Both are programming compatible.

3

## Rapid Programming Algorithm

A 100  $\mu\text{s}$  PGM pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5 V and V<sub>PP</sub> is raised to 13.0 V. Each address is first programmed with one 100  $\mu\text{s}$  PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu\text{s}$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0 V and V<sub>CC</sub> to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.





## Ordering Information

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	V <sub>CC</sub> = 3.6 V				
	Active	Standby			
70	8	0.02	AT27BV010-70DC AT27BV010-70JC AT27BV010-70LC AT27BV010-70PC AT27BV010-70TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
70	10	0.02	AT27BV010-70DI AT27BV010-70JI AT27BV010-70LI AT27BV010-70PI AT27BV010-70TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
90	8	0.02	AT27BV010-90DC AT27BV010-90JC AT27BV010-90LC AT27BV010-90PC AT27BV010-90TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
90	10	0.02	AT27BV010-90DI AT27BV010-90JI AT27BV010-90LI AT27BV010-90PI AT27BV010-90TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
120	8	0.02	AT27BV010-12DC AT27BV010-12JC AT27BV010-12LC AT27BV010-12PC AT27BV010-12TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
120	10	0.02	AT27BV010-12DI AT27BV010-12JI AT27BV010-12LI AT27BV010-12PI AT27BV010-12TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV010-15DC AT27BV010-15JC AT27BV010-15LC AT27BV010-15PC AT27BV010-15TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
150	10	0.02	AT27BV010-15DI AT27BV010-15JI AT27BV010-15LI AT27BV010-15PI AT27BV010-15TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)

Package Type	
<b>32DW6</b>	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)
<b>32J</b>	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
<b>32LW</b>	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
<b>32P6</b>	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)
<b>32T</b>	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)