8 Megabit

UV Erasable

CMOS EPROM

 $(1M \times 8)$

3

Features

- Fast Read Access Time 100 ns
- Low Power CMOS Operation
 100 μA max. Standby
 40 mA max. Active at 5 MHz
- JEDEC Standard Packages
 - 32-Lead 600-mil PDIP and Cerdip 32-Lead 450-mil SOIC (SOP)
 - 32-Lead TSOP
- 5V ± 10% Supply
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- Rapid[™] Programming Algorithm 50 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Industrial and Commercial Temperature Ranges

Description

The AT27C080 chip is a low power, high performance 8,388,608 bit ultraviolet erasable programmable read only memory (EPROM) organized as 1M by 8 bits. The AT27C080 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 100 ns, eliminating the need for speed reducing WAIT states on high-performance microprocessor systems.

Atmel's scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 10 mA in active mode and less than 10 μ A in standby mode.

(continued)

Pin Configurations

Pin Name	Function
A0 - A19	Addresses
O0 - O7	Outputs
CE	Chip Enable
ŌE	Output Enable

CDIP, PDIP, SOIC Top View

1		\cup		1	
A19 L	1		32	Þ	VCC
A16 C	2		31	ļ.	A18
A15 🗓	3		30	'n	A17
A12 [4		29	1.1	A14
A7 4	5		28	L.	A13
A6 🗆	6		27	F	A8
A5 4	7		26	Ĥ	A9
M 4	8		25	1	A11
A3 [9		24	П	OE/VPP
A2 G	9 10		24	₽	OE/VPP A10
A3 [] A2 [] A1 []			24	₽	
A2 🗆	10		24 23	Ē	A10
A2 A1	10 11		24 23 22	E	A10 CE
A2 G A1 G A0 G	10 11 12		24 23 22 21	744	A10 CE O7
A2 U A1 U A0 U	10 11 12 13		24 23 22 21 20		A10 CE O7 O8
A2 G A1 G A0 G O1 G	10 11 12 13 14		24 23 22 21 20 19		A10 CE O7 O6 O5

TSOP Top View
Type 1

A11 40 FO 1 2	32 21 OE/VPP
AB A13 9 4 2	30 31 A10 CE
A14 4 5	28 29 07 06
A18	27 06 04
A19 VCC B B	25 O3 GND
A15 10 11	23 20 02 01
A12 🖫 12	21 5 00 °
A7 A6 14 13	20 19 A1 A0
A5 A4 C 16 15	18 ₁₇ 3 A3 A2

0360D





Description (Continued)

The AT27C080 is available in a choice of packages, including; one-time programmable (OTP) plastic PDIP, SOIC (SOP), and TSOP, as well as windowed ceramic Cerdip. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.

With high density 1M byte storage capability, the AT27C080 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C080 has additional features to ensure high quality and efficient production use. The Rapid™ Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.


Fragure Characteristics

The entire memory array of the AT27C080 is erased (all outputs read as V_{OH}) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V ⁽¹⁾
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾
Integrated UV Erase Dose7258 W•sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	OE/V _{PP}	Ai	Outputs
Read	VIL	VIL	Ai	Dout
Output Disable	Х	ViH	X ⁽¹⁾	High Z
Standby	ViH	X	X	High Z
Rapid Program (2)	VIL	Vpp	Ai	DiN
PGM Verify	VIL	VIL	Ai	Dout
PGM Inhibit	ViH	V _{PP}	X	High Z
Product Identification (4)	VIL	V _I L	A9 = V _H ⁽³⁾ A0 = V _{IH} or V _{IL} A1 - A19 = V _{IL}	Identification Code

Notes: 1. X can be VIL or VIH.

2. Refer to Programming characteristics.

3. $V_H = 12.0 \pm 0.5 V$.

^{4.} Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

			AT27C080	
		-10_	-12	-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	V _{IN} = 0V to V _{CC}	Com., Ind.		±1	μΑ
llo	Output Leakage Current	Vout = 0V to Vcc	Com., Ind.		±5	μА
Isa	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$			100	μА
128	VCC Standby Current	IsB2 (TTL), $\overline{CE} = 2.0$ to $V_{CC} + 0.1$	5V		1	mA
Icc	V _{CC} Active Current	f = 5 MHz,l _{OUT} = 0 mA, CE = V _{IL}			40	mA
VIL	Input Low Voltage			-0.6	0.8	٧
VIH	Input High Voltage		-	2.0	Vcc + 0.5	٧
Vol	Output Low Voltage	l _{OL} = 2.1 mA		-	0.4	٧
Vон	Output High Voltage	I _{OH} = -400 μA		2.4		٧


Note: 1. V_{CC} must be applied simultaneously or before \overline{OE}/V_{PP} , and removed simultaneously or after \overline{OE}/V_{PP} .

AC Characteristics for Read Operation

			AT27C080						
			-10	D	-1	2	-1	5	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Units
tacc (4)	Address to Output Delay	CE = OE/V _{PP} = VIL		100		120		150	ns
tce (3)	CE to Output Delay	OE/V _{PP} = V _{IL}		100		120		150	ns
toe (3, 4)	OE/V _{PP} to Output Delay	CE = V _{IL}		35		35		40	ns
t _{DF} (2, 5)	OE/V _{PP} or CE High to Output Float,	whichever occurred first		30		35		40	ns
tон	Output Hold from Address, CE or OE/V	PP, whichever occurred first	0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.


AC Waveforms for Read Operation (1)



Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.


- tor is specified from OE NPP or CE, whichever occurs first. Output float is defined as the point when data is no longer driven.
- OE/Vpp may be delayed up to tce toe after the falling edge of CE without impact on tce.
- OE /VPP may be delayed up to tACC tOE after the address is valid without impact on tACC.
- 5. This parameter is only sampled and is not 100% tested.

Input Test Waveforms and Measurement Levels



t_R, t_F < 20ns (10% to 90%)

Output Test Load



Note: CL = 100 pF including jig capacitance.

Pin Capacitance (f = 1 MHz T = 25° C) (1)


	Тур	Max	Units	Conditions	
CIN	4	8	pF	V _{IN} = 0V	
Соит	8	12	pF	V _{OUT} = 0V	

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms (1)



Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .

2. toE and tDFP are characteristics of the device but must be accommodated by the programmer.

DC Programming Characteristics

 T_A = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, $\overline{\text{OE}}/\text{Vpp}$ = 13.0 \pm 0.25V

		Test	L		
Symbol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	VIN = VIL, VIH		±10	μА
ViL	Input Low Level		-0.6	0.8	٧
ViH	Input High Level		2.0	V _{CC} + 1	V
VoL	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
VoH	Output High Voltage	lon = -400 μA	2.4		٧
ICC2	V _{CC} Supply Current (Program and Verify)			40	mA
IPP2	OE/V _{PP} Current	CE = VIL		25	mA
V _{ID}	A9 Product Identification Voltage		11.5	12.5	V

AC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 6.5 \pm 0.25V$, $\overline{OE}/V_{PP} = 13.0 \pm 0.25V$

Sym-	Tes Con	i ditions* ⁽¹⁾	Lin	nits	
bol	Parameter		Min	Max	Units
tas	Address Setup Time		2		μS
toes	OE/V _{PP} Setup Time		2		μS
toeh	OE/V _{PP} Hold Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Time		0		μS
toH	Data Hold Time		2		μS
tDFP	CE High to Output Float Delay (2)		0	130	ns
tvcs	V _{CC} Setup Time		2		μS
tpw	CE Program Pulse Wi	dth ⁽³⁾	47.5	52.5	μS
tov	Data Valid from CE (2)			1	μS
tva	OE/V _{PP} Recovery Tim	е	2		μS
tpat	OE/V _{PP} Pulse Rise Time During Program	ning	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%)20 ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

Notes: 1. VCC must be applied simultaneously or before OE/Vpp and removed simultaneously or after OE/Vpp.


- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- 3. Program Pulse width tolerance is 50 μ sec \pm 5%.

Atmel's 27C080 Integrated Product Identification Code

	Pins			Hex						
Codes	AO	07	O6	O 5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	1	0	1	0	8A

Rapid Programming Algorithm

A 50 μs \overline{CE} pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and $\overline{OE/V_{PP}}$ is raised to 13.0V. Each address is first programmed with one 50 μs \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50 μs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. $\overline{OE/V_{PP}}$ is then lowered to V_{IL} and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







Ordering Information

tacc	Icc (mA)		Ouderland Oude	Davidson.			
(ns)	Active	Standby	Ordering Code	Package	Operation Range		
100	40	0.1	AT27C080-10DC AT27C080-10PC AT27C080-10RC AT27C080-10TC	32DW6 32P6 32R 32T	Commercial (0°C to 70°C)		
120	40	0.1	AT27C080-12DC AT27C080-12PC AT27C080-12RC AT27C080-12TC	32DW6 32P6 32R 32T	Commercial (0°C to 70°C)		
	40	0.1	AT27C080-12DI AT27C080-12PI AT27C080-12RI AT27C080-12TI	32DW6 32P6 32R 32T	Industrial (-40°C to 85°C)		
150	40	0.1	AT27C080-15DC AT27C080-15PC AT27C080-15RC AT27C080-15TC	32DW6 32P6 32R 32T	Commercial (0°C to 70°C)		
	40	0.1	AT27C080-15DI AT27C080-15PI AT27C080-15RI AT27C080-15TI	32DW6 32P6 32R 32T	Industrial (-40°C to 85°C)		

	Package Type		
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)		
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)		
32R	32 Lead, 0.450" Wide, Plastic Gull Wing Small Outline (SOIC)		
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)		

AT27C080