AREA ARRAY CCD IMAGE SENSOR
1024 x 1024 PIXELS WITH ANTIBLOOMING

- 1024 x 1024 pixels with memory zone
- Up to 60 images / second
- Built in antiblooming device providing an electronic shutter function.
- Pixel : 14 µm x 14 µm
- Image zone : 14,34 x 14,34 mm²
- 4 outputs (256 x 1024 pixels) at 20 MHz each
- Possible binning 2 x 2
- Optical shield against parasitic reflexions and stray light
- A/R window in 400 - 700 nm bandwidth





Figure 1 THX 7887A organization

Pin identification

Pin N°	Symbol	Designation
A2, A6 *	ΦP4	Image zone clocks
B2, C5 *	ΦP3	
B5, C3 *	ΦP2	
A5, C2 *	ΦP1	
A3, A7 *	ΦM1	Memory zone clocks
B7, C4 *	ΦM2	
B4, C6 *	ΦM3	
C7, A4 *	ΦM4	
V7	ΦM	Memory to register clock
W8	ΦL1	Readout register clocks
V8	ΦL2	
V2	VDD1	Output amplifier drain supply
V3	VDD2	
V4	VDD3	
V5	VDD4	
W2	VS1	Output amplifier source supply
W3	VS2	
W4	VS3	
W5	VS4	
AA6	VDDP	Screen voltage
AA5	N.C	Not connected
V6	VGS	Register output gate bias
AA1	VOS1	Video output signal
AA2	VOS2	
AA3	VOS3	
AA4	VOS4	
AA8	ΦR	Reset clock
C8	ΦA	Antiblooming gate clock
W6	VDR	Reset bias
C1	VA	Antiblooming diode bias
AA7, V1, W1	VSS	Substrate bias
W7, A8, B8,	VSS	
B6, B1, A1, B3	VSS	

* Short circuited on package.

DESCRIPTION

THX 7887 A was especially designed for high data rate applications (up to 60 pict / s) in medical and industrial fields
This area array image sensor consists of a 1024 x 1024 pixels (14 µm x 14 µm) image zone associated to a memory zone (masked with optical shield).

In order to increase data rate, image zone is divided in four zones (256 x 1024 each) which are read in parallel through 4 different outputs. (readout frequency up to 20 MHz / output leading to a total readout frequency of 80 MHz.)

THX 7887A is designed with antiblooming gates.
Moreover the 2 x 2 binning mode is available on this sensor. In that case, the image size is 512 x 512 with 28 µm x 28 µm pixels. Each output will read 128 x 512 pixels

THX 7887A is sealed with a specific anti-reflective window optimized in 400-700 nm bandwidth

GEOMETRICAL CHARACTERISTICS

The image zone features 1024 useful lines (+ 20 extra lines) of 1024 pixels. For readout only the full frame is split into 4 blocks of 256 columns.
The video line consists of 256 useful pixels, and 273 elements in total (for each output).



Video line (on each output)

pixels 1 to 17 : inactive prescan elements
pixels 18 to 273 : useful elements

Figure 2a



Figure 2 b : Pixel layout



Figure 2c : Cross-section AA'

ABSOLUTE MAXIMUM RATINGS

Storage temperature	:	-55°C to +150°C
Operating temperature	:	-40°C to +85°C
Thermal cycling	:	15°C / mn

Maximum applied voltages :

A2, A6, B2, C5, B5, C3, A5, C2, A3, A7, B7, C4 B4, C6, C7, A4, V7, W8, V8, AA8, V6, AA5,	-0.3 to 15 V
V2, V3, V4, V5, W2, W3, W4, W5, W6, C1, AA6	-0.3 to 15.5 V
C8	-0.3 V to 12 V
AA7, V1, W1, W7, A8, B8, B6, B1, A1, B3	0V (ground)

Stresses above those listed under absolute maximum ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGE

Operating range defines the limits between which the functionality is guaranteed.
Electrical limits of applied signals are given in operating conditions section.

OPERATING PRECAUTIONS

Shorting the video output to any other pin, even temporarily, can permanently damage the on-chip output amplifier.

TABLE I - DC CHARACTERISTICS

PARAMETER	SYMBOL	VALUE			UNIT
		Min.	Typ.	Max.	
Output amplifier drain supply	VDD1, VDD2, VDD3, VDD4	14.5	15	15.5	V
Screen voltage	VDDP	14.5	15	15.5	V
Reset bias	VDR	14.5	15	15.5	V
Antiblooming diode bias	VA	14.5	15	15.5	V
Register output gate bias	VGS	2.2	2.5	2.8	V
Output amplifier source supply	VS1,2,3,4		0		V
Ground	VSS		0		V

TIMING DIAGRAM

The following diagrams are given for :

20 MHz readout frequency
1.25 MHz vertical transfer frequency

Readout of one image is performed in 2 steps :

- image zone to memory zone transfer
- memory zone to register transfer and readout of register

This last step is also an integration period which duration can also be increased according to required frame rates.



(*) During the cleaning period, memory clocks must be pulsed as during readout time (specially for high temperature applications)

Figure 3 : Frame timing diagram



1 : 17 Inactive pre-scan elements

2 : 256 useful video pixels

Figure 4 : Line timing diagram



Figure 5 : Vertical transfer during image to memory zone transfer



Figure 6 : Transfer period from image zone to memory zone (ΦP and ΦM) for 1.25 MHz vertical transfer frequency (Fv = 1 / Tv).



Figure 7 : Output diagram for readout register and reset clock 20 MHz applications. Cross over of complementary clocks (Φ L1, Φ L2) between 30% and 70 % of max. amplitude.

BINNING MODE OPERATION

In this mode, the image is composed of 512 x 512 pixels (28 µm x 28 µm each).



Figure 8 : Summation in the readout register of 2 adjacent lines.



Figure 9 : Summation of 2 adjacent pixels

In binning mode operation maximum level of elementary pixel (14 x 14 µm) is reduced to Vsat / 4.

EXPOSURE TIME REDUCTION

THX 7887A allows exposure time control (electronic shutter function).

The exposure time reduction is achieved by pulsing all the Φ Pi gates to 0 volt so as to remove continuously all photogenerated electrons through antiblooming drain V.A.



Fall times & rise times : see fig. 5 & 6

Figure 10 : Timing diagram for electronic shutter

TABLE 2 - DRIVE CLOCK CHARACTERISTICS

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Image zone clocks	Φ P1,2,3,4					Typical input capacitance
High level		8.5	9	9.5	V	15 nF
Low level		0	0.5	0.8	V	See figure 11
Memory zone clocks	ΦM1,2,3,4					Typical input capacitance
High level		8.5	9	9.5	V	15.5 nF
Low level		0	0.5	0.8	V	See figure 11
Memory to register clocks	ΦM					Typical input capacitance
High level		8.5	9	9.5	V	10 pF
Low level		0	0.5	0.8	V	
Antiblooming gate	ΦA					Typical input capacitance
High level (integration)		4.5	5.5	7.5	V	14 nF
Low level (transfer)		0	0.5	0.8	V	See figures 11 & 13
Reset gate	ΦR					Typical input capacitance
High level		10	11	12	V	10 pF
Low level		0	0.5	1.5	V	
Readout register clocks	ΦL1,2					
High level		8.5	9	9.5	V	
Low level		0	0.5	0.8	V	
Maximum readout register frequency	F_H		20	23	MHz	See figure 7
Image zone to memory zone transfer frequency	F_V		1.25	1.7	MHz	See figure 12



Figure 11 : Capacitance network for drive clocks

TABLE 3 STATIC AND DYNAMIC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	VALUE			UNIT	REMARKS
		Min.	TYP.	Max.		
Output amplifier supply current	I_{DD}		8.5		mA	per amplifier
Output impedance	Z_s	200	225	250	Ω	
DC output level	V_{REF}		11.5		V	
Output conversion factor	CVF	7.8	8	8.2	µV/ e-	

ELECTROOPTICAL PERFORMANCE

- General test conditions :
  - . Top = 25°C (package back temperature)
  - . Light source : 2854K with 2 mm BG38 filter (unless specified) + F/3.5 optical aperture .
  - . 60 images per second mode (unless specified)
  - . Typical operating conditions.
- Readout on each output
- Measurements exclude dummy elements and blemishes.

PARAMETER	SYMBOL	VALUE			UNIT	REMARKS
		Min.	TYP.	Max.		
Saturation output level	V_{SAT}	1.6	2	2.4	V	Note 1
Responsivity at 640 nm Responsivity with BG38 filter	R	7	8 12		V/µJ/cm² mV/lux	
Quantum efficiency at 640 nm	QE		14		%	see fig.15
Gain dispersion between outputs	ΔG		1	2	%	
Photo response non uniformity (1σ)	PRNU		1.3	1.7	% VOS	
Dark signal non uniformity (1σ)	DSNU		0.14	0.2	mV	Note 2
Average dark signal	V_{DS}		1 2	1.5 2.8	mV mV	Note 3 Note 4
Temporal RMS noise in darkness (Last line)	V_N		200		µV	Note 5
Dynamic range	D		80		dB	Note 6
Horizontal modulation transfer function at 500 nm	MTF		70		%	Note 7
Vertical charge transfer inefficiency	VCTI			2.10^{-5}		Note 8
Horizontal charge transfer inefficiency	HCTI			7.10^{-5}		Note 9

Note 1 : Pixel saturation (full well) as a function of vertical transfer frequency (see figure 12) and antiblooming adjustment (see figure13).
Note 2 : After subtraction of dark signal slope due to memory readout time
Note 3 : First line level referenced from inactive prescan elements (17 samples)
Note 4 : Last line level referenced from inactive prescan elements(17 samples)
Note 5 : Measured with Correlated Double Sampling (CDS) including 160 µV readout noise and dark current noise in the general test conditions.
Note 6: Saturation to RMS noise in darkness ratio.
Note7 : At Nyquist frequency.
Note 8 : VSAT / 2 measurement and 1.25 MHz vertical transfer frequency.
Note 9 : VSAT / 2 measurement and 20 MHz horizontal transfer frequency.



Figure 12 Saturation level by full well with antiblooming out (Φ_A high = 0 volt) vs the vertical transfer frequency.



Figure 13 Saturation level limitation by the antiblooming effect on the pixel



Figure 14 Smearing effect



Figure 15 Spectral response.

IMAGE QUALITY GRADE

Blemish

Max area of 2 x 2 defective pixels

Clusters

Less than 7 contiguous defects in a column

Columns

More than 7 contiguous defects in a column

General measurement conditions

Room temperature	25°C
Frequency	60 images/s
	typical operating conditions
Considered image zone	1024 x 1024
Light source	2854 K with BG38 filter + F/3.5 optical aperture

At Vos =0.7 Vsat.

TYPE	WHITE	BLACK
Blemishes / clusters	$\alpha > 20\ \%\ \overline{Vos}$	$\lvert\alpha\rvert > 30\ \%\ \overline{Vos}$
Columns	$\alpha > 10\ \%\ \overline{Vos}$	$\lvert\alpha\rvert > 10\ \%\ \overline{Vos}$

In darkness, T = 25°C, 60 images / seconde

Blemishes / clusters	$\alpha > 10$ mV (*)
Columns	$\alpha > 5$ mV (*)

(*) reference is Vo : average darkness signal

Number of defects

Total pixel number affected by blemishes and clusters	:	100
Maximum number of clusters	:	10
Maximum number of columns	:	5

α : amplitude of video signal of defect with respect to mean output voltage $\overline{Vos}$

Ordering code : THX7887AVRH

Outline drawing



① 1st useful pixel - readout through Vos1
② Photosensitive area
③ Glass window thickness : 1.5 ± 0.1 mm (antireflective coating with 400 -700 nm transmission : 99 %)
④ Al index
⑤ Optical shield
⑥ Reference for first pixel position
⑦ Optical distance between photosesitive area and
- external face of the window : 2.08 ± 0.3
- back side of the package : 1.56 ± 0.15
⑧ Metal plate connected to VSS
⑨ Parallelism between CCD and back side has a maximum value of 100 µm

This product is manufactured by THOMSON-CSF SEMICONDUCTEURS SPECIFIQUES -38521 SAINT- EGREVE / FRANCE.

For further information please contact : THOMSON-CSF SEMICONDUCTEURS SPECIFIQUE - Route Departementale 128 - BP. 46 - 91401 ORSAY Cedex /FRANCE -Tel. : (33 1) 69.33.00.00 / Fèlèfax : (33 1) 69.33.03.21

THOMSON COMPONENTS AND TUBES CORPORATION
TCS DIVISION
40G Commerce Way Post Office Box 540. Totowa. New Jersey 07511
PHONE [illegible] FAX 201 812 9050