



128Kx32 SRAM MODULE

FEATURES

- Access Times of 55 to 120ns
- MIL-STD-883 Compliant Devices Available
- Packaging
 - 66-pin, PGA Type, 1.185 inch square, Hermetic Ceramic HIP (Package 401), SMD Number 5962-93187
 - 68 lead, 40mm, Hermetic CQFP (Package 501), SMD Number 5962-95595
 - 68 lead, 40mm Low Profile CQFP, 3.5mm (0.140") (Package 502)
 - 68 lead, Hermetic CQFP (G2), 22mm (0.880 inch) square (Package 500). Designed to fit JEDEC 68 lead 0.990" CQFP footprint (Fig. 3)


- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32-XHX - 13 grams typical
 - WS128K32-XG4X - 20 grams typical
- Each of these devices is upgradeable to 512Kx32

4

SRAM MODULES

FIG. 1 PIN CONFIGURATION FOR WS128K32N-XHX, SMD 5962-93187

TOP VIEW



PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
WE ₁₋₄	Write Enables
CS ₁₋₄	Chip Selects
OE	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM






FIG. 2 PIN CONFIGURATION FOR WS128K32-XG4X, SMD 5962-95595





FIG. 3 PIN CONFIGURATION FOR WS128K32-XG2X





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _I	-0.5	V _{CC} +0.5	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	7.0	V

TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Out Disable	High Z	Active
L	X	L	Write	Data In	Active

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	4.5	5.5	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
$\overline{OE}$ capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
$\overline{WE}$ 1-4 capacitance HIP (PGA)	C _{WF}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
CQFP G4			50	
CQFP G2			20	
$\overline{CS}$ 1-4 capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Sym	Conditions	-55		-70		-85		-100		-120		Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10		10		10		10		10	μA
Output Leakage Current	I _{LO}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , V _{OUT} = GND to V _{CC}		10		10		10		10		10	μA
Operating Supply Current	I _{CC}	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , f = 5MHz, V _{CC} = 5.5		350		300		300		220		220	mA
Standby Current	I _{SB}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , f = 5MHz		35		7		7		5		5	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA, V _{CC} = 4.5		0.4		0.4		0.4		0.4		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA, V _{CC} = 4.5	2.4		2.4		2.4		2.4		2.4		V

NOTE: DC test conditions: V_{IH} = V_{CC} - 0.3V, V_{IL} = 0.3V

DATA RETENTION CHARACTERISTICS

(T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	-55			-70			-85			-100			-120			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	I _{CCDR1}	V _{CC} = 3V		30	3200		30	3000		10	1600		10	1100		10	1100	μA
	I _{CCDR2}	V _{CC} = 2V		20	2100		20	2000		8	1200		8	800		8	800	μA

**AC CHARACTERISTICS**
($V_{CC} = 5.0V$, $T_A = -55^{\circ}C$ To $+125^{\circ}C$)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t_{RC}	55		70		85		100		120		nS
Address Access Time	t_{AA}		55		70		85		100		120	nS
Output Hold from Address Change	t_{OH}	0		0		5		5		5		nS
Chip Select Access Time	t_{ACS}		55		70		85		100		120	nS
Output Enable to Output Valid	t_{OE}		30		35		40		45		50	nS
Chip Select to Output in Low Z	t_{CLZ}^1	5		5		5		5		5		nS
Output Enable to Output in Low Z	t_{OLZ}^1	5		5		5		5		5		nS
Chip Disable to Output in High Z	t_{CHZ}^1		25		30		35		40		50	nS
Output Disable to Output in High Z	t_{OHZ}^1		25		30		35		40		50	nS


1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS
($V_{CC} = 5.0V$, $T_A = -55^{\circ}C$ To $+125^{\circ}C$)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	55		70		85		100		120		nS
Chip Select to End of Write	t_{CW}	45		65		80		90		110		nS
Address Valid to End of Write	t_{AW}	45		65		80		90		110		nS
Data Valid to End of Write	t_{DW}	25		30		35		40		55		nS
Write Pulse Width	t_{WP}	40		45		50		55		65		nS
Address Setup Time	t_{AS}	0		0		0		0		0		nS
Address Hold Time	t_{AH}	0		0		0		0		0		nS
Output Active from End of Write	t_{OW}^1	5		10		10		10		10		nS
Write Enable to Output in High Z	t_{WHZ}^1		20		30		35		40		50	nS
Data Hold Time	t_{DH}	0		0		0		0		0		nS

1. This parameter is guaranteed by design but not tested.

FIG. 4
AC TEST CIRCUIT

**AC TEST CONDITIONS**

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0$, $V_{IH} = 3.0$	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{IH} and V_{IL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATF tester includes jig capacitance.



FIG. 5
TIMING WAVEFORM - READ CYCLE


**4****SRAM MODULES**

FIG. 6
WRITE CYCLE - $\overline{WE}$ CONTROLLED





FIG. 7
WRITE CYCLE - $\overline{CS}$ CONTROLLED





ORDERING INFORMATION

W S 128K 32 X - XXX X X X

SPECIAL PROCESSING:

E = Epitaxial Layer

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H = Ceramic Hex-In-line Package, HIP (Package 401)

G2 = 22 mm Ceramic Quad Flat Pack, CQFP (Package 500)

G4 = 40 mm Ceramic Quad Flat Pack, CQFP (Package 501)

G4T = 40 mm Low Profile CQFP (Package 502)

ACCESS TIME in nS

IMPROVEMENT MARK:

N = No Connect at pin 8, 21, 28 and 39 in HIP for Upgrades

ORGANIZATION, 128Kx32

User configurable as 256Kx16 or 512Kx8

SRAM

WHITE MICROELECTRONICS

Device Type	Speed	Package	SMD Number
128K x 32 SRAM	120nS	66 pin HIP	5962-93187 01HXX
128K x 32 SRAM	100nS	66 pin HIP	5962-93187 02HXX
128K x 32 SRAM	85nS	66 pin HIP	5962-93187 03HXX
128K x 32 SRAM	70nS	66 pin HIP	5962-93187 04HXX
128K x 32 SRAM	55nS	66 pin HIP	5962-93187 05HXX
128K x 32 SRAM	120nS	68 pin CQFP	5962-95595 01HXX
128K x 32 SRAM	100nS	68 pin CQFP	5962-95595 02HXX
128K x 32 SRAM	85nS	68 pin CQFP	5962-95595 03HXX
128K x 32 SRAM	70nS	68 pin CQFP	5962-95595 04HXX
128K x 32 SRAM	55nS	68 pin CQFP	5962-95595 05HXX