

# AN6363, AN6363S

## VTR Color AFC Circuit


### ■ Outline

The AN6363 and the AN6363S are integrated circuits designed for VTR color AFC and constitute a PAL-system color signal processing circuit for VTR by combining with the AN6360, the AN6360S, the AN6371 or the AN6371S.


### ■ Features

- The functions consist of:
  - AFC circuit
  - Synchro separation circuit
  - 90° rotary circuit
- Supply voltage either 9V or 12V


### ■ Block Diagram



□ shows the Pin No. of AN6363S



20-Lead DIL Plastic Package



22-Lead PANAFALAT Package (SO-22D)

## ■ Pin

( ) shows the Pin No. of AN6363S

Pin No.	Pin Name	Pin No.	Pin Name
1 (1)	Zener Voltage	11 (12)	2nd FSI Output
2 (2)	V <sub>cc</sub>	12 (13)	ID Input
3 (4)	V <sub>cc</sub> Output for V Sync.	13 (14)	PG (Head SW) Input
4 (5)	Sync Front Pulse Output	14 (15)	CW (627kHz) Output
5 (6)	Low Pass Filter	15 (16)	GND
6 (7)	Sync. Sep. Input	16 (17)	VCO Control
7 (8)	White Clip Output	17 (18)	I <sup>2</sup> L Injector
8 (9)	Video Input	18 (19)	P-Com. Filter
9 (10)	Rec./DOC Select	19 (20)	Linear Mono. Multi.
10 (11)	GND	20 (22)	HD Output for Burst Gate

In case of AN6363S, Pin No. ③, ⑩ are NC.

■ Absolute Maximum Ratings (T<sub>a</sub>=25°C)

Item	Symbol	Rating	Unit
Supply voltage	V <sub>cc</sub>	13	V
Power dissipation (T <sub>a</sub> =70°C)	AN6363	550	mW
	AN6363S	270*	
Operating ambient temperature	T <sub>opr</sub>	-20~+70	°C
Storage temperature	AN6363	-40~+150	°C
	AN6363S	-40~+125	

\*Indicates a package capability.


■ Electrical Characteristics (V<sub>cc</sub>=V<sub>2-15</sub>=1.2V, T<sub>a</sub>=25°C±2°C)

Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
Circuit current	I <sub>2</sub>	1		18		37	mA
Zener voltage	V <sub>Z</sub>	1		6.1		7.2	V
VCO frequency control sensitivity	AN6363 β <sub>14</sub>	3	I <sub>17</sub> =28mA	270		490	kHz/V
	AN6363S β <sub>15</sub>						
HSS input sensitivity	AN6363 S <sub>8</sub>	4	I <sub>17</sub> =28mA	0.5			V <sub>P-P</sub>
	AN6363S S <sub>9</sub>						
VSS output amplitude	AN6363 v <sub>03</sub>	2	I <sub>17</sub> =28mA	5		6.4	V
	AN6363S v <sub>04</sub>						
HD output amplitude	AN6363 v <sub>020</sub>	2	I <sub>17</sub> =28mA	5		6.4	V
	AN6363S v <sub>022</sub>						
Sync. Front pulse output amplitude	AN6363 v <sub>04</sub>	2	I <sub>17</sub> =28mA	5		6.4	V
	AN6363S v <sub>05</sub>						
Sync. Front pulse width	AN6363 t <sub>4</sub>	2	I <sub>17</sub> =28mA		10.7		μs
	AN6363S t <sub>5</sub>						
627 kHz CW output amplitude	AN6363 v <sub>014</sub>	2	I <sub>17</sub> =28mA	1.3		2.3	V
	AN6363S v <sub>015</sub>						
627 kHz 2nd harmonic	AN6363 2f <sub>14</sub>	5	I <sub>17</sub> =28mA, Z <sub>117</sub> =6.8kΩ			-20	dB
	AN6363S 2f <sub>15</sub>						
PG input "H" voltage	AN6363 S <sub>13-11</sub>	6	I <sub>17</sub> =28mA, Z <sub>117</sub> =6.8kΩ	4		7	V
	AN6363S S <sub>14-11</sub>						
PG input "L" voltage	AN6363 S <sub>13-L</sub>	6	I <sub>17</sub> =28mA, Z <sub>117</sub> =6.8kΩ			0.8	V
	AN6363S S <sub>14-L</sub>						
2nd FSI output amplitude	AN6363 v <sub>011</sub>	7	I <sub>17</sub> =28mA	5		6.4	V
	AN6363S v <sub>012</sub>						
Rec./PB select sensitivity	AN6363 S <sub>9-1</sub>	7	I <sub>17</sub> =28mA	0.5			mA
	AN6363S S <sub>10-1</sub>						
DOC input sensitivity	AN6363 S <sub>9-2</sub>	7	I <sub>17</sub> =28mA			2	V
	AN6363S S <sub>10-2</sub>						
VCO oscillation frequency	AN6363 f <sub>OSC14</sub>	8	I <sub>17</sub> =28mA	2.3		4.1	MHz
	AN6363S f <sub>OSC15</sub>						
ID input sensitivity	AN6363 S <sub>12</sub>	9	I <sub>17</sub> =28mA			0.2	V
	AN6363S S <sub>13</sub>						


Note) Operating supply voltage range V<sub>cc(oper)</sub>=8.5~12.5V

**Test Circuit 1**

- AN6363 ( $I_2$ ,  $V_2$ )




- AN6363S ( $I_2$ ,  $V_2$ )




**Test Circuit 2**

- AN6363 ( $v_{O3}$ ,  $v_{O20}$ ,  $v_{O4}$ ,  $t_4$ ,  $v_{O14}$ )



Variable resistor setting  
 Note 1) Set to  $V_{18}$  a Pin<sup>18</sup> DC voltage when Pin<sup>8</sup> input is OFF.  
 Note 2) Adjust the  $1k\Omega$  VR for the Pin<sup>15</sup> so that a Pin<sup>18</sup> voltage will be  $V_{18}$  when input is made to the Pin<sup>8</sup>.  
 This setting becomes a basic condition here after.


- AN6363S ( $v_{O4}$ ,  $v_{O22}$ ,  $v_{O5}$ ,  $t_5$ ,  $v_{O15}$ )



Variable resistor setting  
 Note 1) Set to  $V_{19}$  a Pin<sup>19</sup> DC voltage when Pin<sup>9</sup> input is OFF.  
 Note 2) Adjust the  $1k\Omega$  VR for the Pin<sup>17</sup> so that a Pin<sup>19</sup> voltage will be  $V_{19}$  when input is made to the Pin<sup>9</sup>.  
 This setting becomes a basic condition here after.

**Test Circuit 3**


- AN6363 ( $\beta_{14}$ )



Note) Determine a four-fold Pin<sup>14</sup> output frequency change as  $\beta_{14}$  when a  $V_{18}$  DC voltage is changed by  $\pm 0.5V$  without changing the Pin<sup>13</sup> variable resistor set in Test Circuit 2.  
 $\beta_{14} = 4 \times (f_{14}(V_{18}+0.5) - f_{14}(V_{18}-0.5))$

**Test Circuit 4**


- AN6363 ( $S_8$ )



Note 1) Pin<sup>8</sup> input signal amplitude when Pin<sup>3</sup> output is normally made by increasing Pin<sup>8</sup> input from 0  
 Note 2) Do not change the Pin<sup>16</sup> variable resistor. (same as Test Circuit 2)


**Test Circuit 5**

- AN6363 ( $2f_{14}$ )




Note) Do not change the Pin<sup>16</sup> variable resistor. (same as Test Circuit 2)

- AN6363S ( $\beta_{15}$ )




Note) Determine a four-fold Pin<sup>15</sup> output frequency change as  $\beta_{15}$  when a  $V_{18}$  DC voltage is changed by  $\pm 0.5V$  without changing the Pin<sup>17</sup> variable resistor set in Test Circuit 2.  
 $\beta_{15} = 4 \times (f_{15}(V_{18}+0.5) - f_{15}(V_{18}-0.5))$

- AN6363S ( $S_9$ )



Note 1) Pin<sup>9</sup> input signal amplitude when Pin<sup>4</sup> output is normally made by increasing Pin<sup>9</sup> input from 0  
 Note 2) Do not change the Pin<sup>17</sup> variable resistor. (same as Test Circuit 2)


- AN6363S ( $2f_{15}$ )



Note) Do not change the Pin<sup>17</sup> variable resistor. (same as Test Circuit 2)


**Test Circuit 6**

- AN6363 (S<sub>13-H</sub>, S<sub>13-L</sub>)



Note 1) Pin<sup>③</sup> DC voltages at which Pin<sup>④</sup> output changes a phase by 90° at an intermediate timing of Pin<sup>④</sup> output "H", and when it does not.  
 Note 2) Do not change the Pin<sup>④</sup> variable resistor. (same as Test Circuit 2)


- AN6363S (S<sub>14-H</sub>, S<sub>14-L</sub>)



Note 1) Pin<sup>④</sup> DC voltages at which Pin<sup>⑤</sup> output changes a phase by 90° at an intermediate timing of Pin<sup>⑤</sup> output "H", and when it does not.  
 Note 2) Do not change the Pin<sup>⑦</sup> variable resistor. (same as Test Circuit 2)

**Test Circuit 7**


- AN6363 (v<sub>011</sub>, S<sub>9-1</sub>, S<sub>9-2</sub>)



Note) S<sub>9-1</sub>: Pin<sup>⑨</sup> inflow current which does not allow Pin<sup>⑩</sup> output to be made as pulse output for about 15H after a rise/fall of Pin<sup>③</sup> PG input  
 V<sub>11</sub>: Pin<sup>⑩</sup> output under the condition above  
 S<sub>9-2</sub>: Pin<sup>⑨</sup> DC voltage at which Pin<sup>⑩</sup> output is not made at all.

- The PB mode is a Pin<sup>⑨</sup> Open state.
- Do not change the Pin<sup>⑥</sup> variable resistor. (same as Test Circuit 2)

- AN6363S (v<sub>012</sub>, S<sub>10-1</sub>, S<sub>10-2</sub>)




Note) S<sub>10-1</sub>: Pin<sup>⑩</sup> inflow current which does not allow Pin<sup>⑫</sup> output to be made as pulse output for about 15H after a rise/fall of Pin<sup>⑭</sup> PG input  
 V<sub>12</sub>: Pin<sup>⑫</sup> output under the condition above  
 S<sub>10-2</sub>: Pin<sup>⑩</sup> DC voltage at which Pin<sup>⑫</sup> output is not made at all.

- The PB mode is a Pin<sup>⑩</sup> Open state.
- Do not change the Pin<sup>⑦</sup> variable resistor. (same as Test Circuit 2)


**Test Circuit 8**

- AN6363 ( $f_{OSC14}$ )



Note) Assume a four-fold Pin<sup>14</sup> output frequency as  $f_{14}$ .  
 $f_{14} = 4 \times (\text{Pin}^{14} \text{ output frequency})$


- AN6363S ( $f_{OSC15}$ )



Note) Assume a four-fold Pin<sup>15</sup> output frequency as  $f_{15}$ .  
 $f_{15} = 4 \times (\text{Pin}^{15} \text{ output frequency})$

**Test Circuit 9**


- AN6363 ( $S_{12}$ )




Note 1) ID input low-level voltage which causes another 90° phase change at an ID input timing as well, in addition to a 90° phase change of Pin<sup>14</sup> output before H. SYNC.

Note 2) Do not change the Pin<sup>16</sup> variable resistor. (same as Test Circuit 2)

Note 3) ID input is pulses input which draws out a current from the Pin<sup>12</sup> at a burst timing.




- AN6363S ( $S_{13}$ )




Note 1) ID input low-level voltage which causes another 90° phase change at an ID input timing as well, in addition to a 90° phase change of Pin<sup>15</sup> output before H. SYNC.

Note 2) Do not change the Pin<sup>17</sup> variable resistor. (same as Test Circuit 2)

Note 3) ID input is pulses input which draws out a current from the Pin<sup>13</sup> at a burst timing.



■ Application Circuit



□ shows the Pin No. of AN6371S

## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).  
Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.