




# VNN7NV04P-E, VNS7NV04P-E

OMNIFET II  
fully autoprotected Power MOSFET

## Features

Type	$R_{DS(on)}$	$I_{lim}$	$V_{clamp}$
VNN7NV04P-E	60 mΩ	6 A	40 V
VNS7NV04P-E			

- Linear current limitation
- Thermal shutdown
- Short circuit protection
- Integrated clamp
- Low current drawn from input pin
- Diagnostic feedback through input pin
- ESD protection
- Direct access to the gate of the Power MOSFET (analog driving)
- Compatible with standard Power MOSFET in compliance with the 2002/95/EC European Directive



## Description

The VNN7NV04P-E, VNS7NV04P-E, are monolithic devices designed in STMicroelectronics VIPower™ M0-3 Technology, intended for replacement of standard Power MOSFETs from DC up to 50 kHz applications. Built in thermal shutdown, linear current limitation and overvoltage clamp protect the chip in harsh environments.

Fault feedback can be detected by monitoring the voltage at the input pin.

Table 1. Device summary

Package	Order codes	
	Tube	Tape and reel
SOT-223	-	VNN7NV04PTR-E
SO-8	VNS7NV04P-E	VNS7NV04PTR-E

## Contents

<b>1</b>	<b>Block diagram and pin description</b>	<b>5</b>
<b>2</b>	<b>Electrical specifications</b>	<b>6</b>
2.1	Absolute maximum ratings	6
2.2	Thermal data	7
2.3	Electrical characteristics	7
<b>3</b>	<b>Protection features</b>	<b>9</b>
3.1	Electrical characteristics curves	12
3.2	SO-8 maximum demagnetization energy	16
3.3	SOT-223 maximum demagnetization energy	17
<b>4</b>	<b>Package and PCB thermal data</b>	<b>18</b>
4.1	SO-8 thermal data	18
4.2	SOT-223 thermal data	20
<b>5</b>	<b>Package and packing information</b>	<b>23</b>
5.1	SOT-223 mechanical data	23
5.2	SO-8 mechanical data	24
5.3	SOT-223 packing information	26
5.4	SO-8 packing information	27
<b>6</b>	<b>Revision history</b>	<b>28</b>

## List of tables


Table 1.	Device summary . . . . .	1
Table 2.	Absolute maximum ratings . . . . .	6
Table 3.	Thermal data. . . . .	7
Table 4.	Electrical characteristics . . . . .	7
Table 5.	SO-8 thermal parameter . . . . .	19
Table 6.	SOT-223 thermal parameter . . . . .	21
Table 7.	SOT-223 mechanical data . . . . .	23
Table 8.	SO-8 mechanical data . . . . .	24
Table 9.	Document revision history . . . . .	28

# List of figures


Figure 1.	Block diagram . . . . .	5
Figure 2.	Configuration diagram (top view) . . . . .	5
Figure 3.	Current and voltage conventions . . . . .	6
Figure 4.	Switching time test circuit for resistive load . . . . .	10
Figure 5.	Test circuit for diode recovery times . . . . .	10
Figure 6.	Unclamped inductive load test circuits . . . . .	11
Figure 7.	Input charge test circuit. . . . .	11
Figure 8.	Unclamped inductive waveforms . . . . .	11
Figure 9.	Derating curve . . . . .	12
Figure 10.	Transconductance . . . . .	12
Figure 11.	Static drain-source on resistance vs input voltage (part 1/2) . . . . .	12
Figure 12.	Static drain-source on resistance vs input voltage (part 2/2) . . . . .	12
Figure 13.	Source-drain diode forward characteristics . . . . .	12
Figure 14.	Static drain source on resistance . . . . .	12
Figure 15.	Turn-on current slope (part 1/2) . . . . .	13
Figure 16.	Turn-on current slope (part 2/2) . . . . .	13
Figure 17.	Transfer characteristics . . . . .	13
Figure 18.	Static drain-source on resistance vs Id. . . . .	13
Figure 19.	Input voltage vs input charge . . . . .	13
Figure 20.	Turn-off drain source voltage slope (part 1/2). . . . .	13
Figure 21.	Turn-off drain source voltage slope (part 2/2) . . . . .	14
Figure 22.	Capacitance variations . . . . .	14
Figure 23.	Output characteristics . . . . .	14
Figure 24.	Normalized on resistance vs temperature . . . . .	14
Figure 25.	Switching time resistive load (part 1/2) . . . . .	14
Figure 26.	Switching time resistive load (part 2/2) . . . . .	14
Figure 27.	Normalized input threshold voltage vs temperature . . . . .	15
Figure 28.	Normalized current limit vs junction temperature . . . . .	15
Figure 29.	Step response current limit . . . . .	15
Figure 30.	SO-8 maximum turn-off current versus load inductance. . . . .	16
Figure 31.	SO-8 demagnetization . . . . .	16
Figure 32.	SOT-223 maximum turn-off current versus load inductance . . . . .	17
Figure 33.	SOT-223 demagnetization . . . . .	17
Figure 34.	SO-8 PC board . . . . .	18
Figure 35.	Rthj-amb vs PCB copper area in open box free air condition. . . . .	18
Figure 36.	SO-8 thermal impedance junction ambient single pulse. . . . .	19
Figure 37.	Thermal fitting model of an OMNIFET II in SO-8 . . . . .	19
Figure 38.	SOT-223 PC board . . . . .	20
Figure 39.	Rthj-amb vs PCB copper area in open box free air condition. . . . .	20
Figure 40.	SOT-223 thermal impedance junction ambient single pulse. . . . .	21
Figure 41.	Thermal fitting model of an OMNIFET II in SOT-223 . . . . .	21
Figure 42.	SOT-223 package dimensions . . . . .	23
Figure 43.	SO-8 package dimensions . . . . .	25
Figure 44.	SOT-223 tape and reel shipment (suffix "TR") . . . . .	26
Figure 45.	SO-8 tube shipment (no suffix) . . . . .	27
Figure 46.	SO-8 tape and reel shipment (suffix "TR") . . . . .	27

# 1 Block diagram and pin description

**Figure 1. Block diagram**




**Figure 2. Configuration diagram (top view)**



1. For the pins configuration related to SOT-223 see outlines at page 1.

## 2 Electrical specifications

**Figure 3. Current and voltage conventions**



### 2.1 Absolute maximum ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		SOT-223	SO-8	
$V_{DS}$	Drain-source voltage ( $V_{IN}=0$ V)	Internally clamped		V
$V_{IN}$	Input voltage	Internally clamped		V
$I_{IN}$	Input current	+/-20		mA
$R_{IN\ MIN}$	Minimum input series impedance	150		$\Omega$
$I_D$	Drain current	Internally limited		A
$I_R$	Reverse DC output current	-10.5		A
$V_{ESD1}$	Electrostatic discharge ( $R=1.5\ K\Omega$ , $C=100\ pF$ )	4000		V
$V_{ESD2}$	Electrostatic discharge on output pin only ( $R=330\ \Omega$ , $C=150\ pF$ )	16500		V
$P_{tot}$	Total dissipation at $T_c=25\ ^\circ C$	7	4.6	W
$E_{MAX}$	Maximum switching energy ( $L=0.7\ mH$ ; $R_L=0\ \Omega$ ; $V_{bat}=13.5\ V$ ; $T_{jstart}=150\ ^\circ C$ ; $I_L=9\ A$ )	40		mJ
$E_{MAX}$	Maximum switching energy ( $L=0.6\ mH$ ; $R_L=0\ \Omega$ ; $V_{bat}=13.5\ V$ ; $T_{jstart}=150\ ^\circ C$ ; $I_L=9\ A$ )		37	mJ
$T_j$	Operating junction temperature	Internally limited		$^\circ C$
$T_c$	Case operating temperature	Internally limited		$^\circ C$
$T_{stg}$	Storage temperature	-55 to 150		$^\circ C$

## 2.2 Thermal data

**Table 3. Thermal data**

Symbol	Parameter	Value		Unit
		SOT-223	SO-8	
R <sub>thj-case</sub>	Thermal resistance junction-case max	18		°C/W
R <sub>thj-lead</sub>	Thermal resistance junction-lead max		27	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	96 <sup>(1)</sup>	90 <sup>(1)</sup>	°C/W

1. When mounted on a standard single-sided FR4 board with 0.5 mm<sup>2</sup> of Cu (at least 35 µm thick) connected to all DRAIN pins.

## 2.3 Electrical characteristics

-40 °C < T<sub>j</sub> < 150 °C, unless otherwise specified.

**Table 4. Electrical characteristics**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
<b>Off</b>						
V <sub>CLAMP</sub>	Drain-source clamp voltage	V <sub>IN</sub> =0 V; I <sub>D</sub> =3.5 A	40	45	55	V
V <sub>CLTH</sub>	Drain-source clamp threshold voltage	V <sub>IN</sub> =0 V; I <sub>D</sub> =2 mA	36			V
V <sub>INTH</sub>	Input threshold voltage	V <sub>DS</sub> =V <sub>IN</sub> ; I <sub>D</sub> =1 mA	0.5		2.5	V
I <sub>ISS</sub>	Supply current from input pin	V <sub>DS</sub> =0 V; V <sub>IN</sub> =5 V		100	150	µA
V <sub>INCL</sub>	Input-source clamp voltage	I <sub>IN</sub> =1 mA I <sub>IN</sub> =-1 mA	6 -1.0	6.8	8 -0.3	V
I <sub>DSS</sub>	Zero input voltage drain current (V <sub>IN</sub> =0 V)	V <sub>DS</sub> =13 V; V <sub>IN</sub> =0 V; T <sub>j</sub> =25 °C V <sub>DS</sub> =25 V; V <sub>IN</sub> =0 V			30 75	µA
<b>On</b>						
R <sub>DSON</sub>	Static drain-source on resistance	V <sub>IN</sub> =5 V; I <sub>D</sub> =3.5 A; T <sub>j</sub> =25 °C V <sub>IN</sub> =5 V; I <sub>D</sub> =3.5 A			60 120	mΩ
<b>Dynamic (T<sub>j</sub>=25 °C, unless otherwise specified)</b>						
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DD</sub> =13 V; I <sub>D</sub> =3.5 A		9		s
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> =13 V; f=1 MHz; V <sub>IN</sub> =0 V		220		pF
<b>Switching (T<sub>j</sub>=25 °C, unless otherwise specified)</b>						

**Electrical specifications****VNN7NV04P-E, VNS7NV04P-E****Table 4. Electrical characteristics (continued)**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD}=15 \text{ V}; I_D=3.5 \text{ A}$ $V_{gen}=5 \text{ V}; R_{gen}=R_{IN \ MIN}=150 \Omega$ (see figure <a href="#">Figure 4</a> )	100	300	100	ns
$t_r$	Rise time		470	1500	470	ns
$t_{d(off)}$	Turn-off delay time		500	1500	500	ns
$t_f$	Fall time		350	1000	350	ns
$t_{d(on)}$	Turn-on delay time	$V_{DD}=15 \text{ V}; I_D=3.5 \text{ A}$ $V_{gen}=5 \text{ V}; R_{gen}=2.2 \text{ k}\Omega$ (see figure <a href="#">Figure 4</a> )	0.75	2.3	0.75	$\mu\text{s}$
$t_r$	Rise time		4.6	14.0	4.6	$\mu\text{s}$
$t_{d(off)}$	Turn-off delay time		5.4	16.0	5.4	$\mu\text{s}$
$t_f$	Fall time		3.6	11.0	3.6	$\mu\text{s}$
$(dl/dt)_{on}$	Turn-on current slope	$V_{DD}=15 \text{ V}; I_D=3.5 \text{ A}$ $V_{gen}=5 \text{ V}; R_{gen}=R_{IN \ MIN}=150 \Omega$	6.5		6.5	$\text{A}/\mu\text{s}$
$Q_i$	Total input charge	$V_{DD}=12 \text{ V}; I_D=3.5 \text{ A}; V_{IN}=5 \text{ V}$ $I_{gen}=2.13 \text{ mA}$ (see figure <a href="#">Figure 7</a> )		18		nC
<b>Source drain diode (<math>T_j=25^\circ\text{C}</math>, unless otherwise specified)</b>						
$V_{SD}^{(1)}$	Forward on voltage	$I_{SD}=3.5 \text{ A}; V_{IN}=0 \text{ V}$		0.8		V
$t_{rr}$	Reverse recovery time	$I_{SD}=3.5 \text{ A}; dl/dt=20 \text{ A}/\mu\text{s}$ $V_{DD}=30 \text{ V}; L=200 \mu\text{H}$ (see test circuit, figure <a href="#">Figure 5</a> )		220		ns
$Q_{rr}$	Reverse recovery charge			0.28		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current			2.5		A
<b>Protections (-40 °C &lt; <math>T_j &lt; 150^\circ\text{C}</math>, unless otherwise specified)</b>						
$I_{lim}$	Drain current limit	$V_{IN}=5 \text{ V}; V_{DS}=13 \text{ V}$	6	9	12	A
$t_{dlim}$	Step response current limit	$V_{IN}=5 \text{ V}; V_{DS}=13 \text{ V}$		4.0		$\mu\text{s}$
$T_{jsh}$	Overtemperature shutdown		150	175	200	°C
$T_{jrs}$	Overtemperature reset		135			°C
$I_{gf}$	Fault sink current	$V_{IN}=5 \text{ V}; V_{DS}=13 \text{ V}; T_j=T_{jsh}$		15		mA
$E_{as}$	Single pulse avalanche energy	starting $T_j=25^\circ\text{C}$ ; $V_{DD}=24 \text{ V}$ $V_{IN}=5 \text{ V}$ $R_{gen}=R_{IN \ MIN}=150 \Omega$ ; $L=24 \text{ mH}$ (see figures <a href="#">Figure 6</a> & <a href="#">Figure 8</a> )	200			mJ

1. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %

### 3 Protection features

During normal operation, the input pin is electrically connected to the gate of the internal Power MOSFET through a low impedance path.

The device then behaves like a standard Power MOSFET and can be used as a switch from DC up to 50 kHz. The only difference from the user's standpoint is that a small DC current  $I_{ISS}$  (typ. 100 $\mu$ A) flows into the input pin in order to supply the internal circuitry.

The device integrates:

- Overvoltage clamp protection: internally set at 45 V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- Linear current limiter circuit: limits the drain current  $I_D$  to  $I_{lim}$  whatever the input pin voltages. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold  $T_{jsh}$ .
- Overtemperature and short circuit protection: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs in the range 150 to 190 °C, a typical value being 170 °C. The device is automatically restarted when the chip temperature falls of about 15 °C below shutdown temperature.
- Status feedback: in the case of an overtemperature fault condition ( $T_j > T_{jsh}$ ), the device tries to sink a diagnostic current  $I_{gf}$  through the input pin in order to indicate fault condition. If driven from a low impedance source, this current may be used in order to warn the control circuit of a device shutdown. If the drive impedance is high enough so that the input pin driver is not able to supply the current  $I_{gf}$ , the input pin falls to 0 V. This however not affects the device operation: no requirement is put on the current capability of the input pin driver except to be able to supply the normal operation drive current  $I_{ISS}$ .

## Protection features

## VNN7NV04P-E, VNS7NV04P-E

Figure 4. Switching time test circuit for resistive load







Figure 5. Test circuit for diode recovery times




**Figure 6.** Unclamped inductive load test circuits



**Figure 7.** Input charge test circuit




**Figure 8.** Unclamped inductive waveforms




### 3.1 Electrical characteristics curves


**Figure 9.** Derating curve




**Figure 11.** Static drain-source on resistance vs input voltage (part 1/2)




**Figure 13.** Source-drain diode forward characteristics




**Figure 10.** Transconductance









**Figure 12.** Static drain-source on resistance vs input voltage (part 2/2)



**Figure 14.** Static drain source on resistance




**VNN7NV04P-E, VNS7NV04P-E****Protection features****Figure 15. Turn-on current slope (part 1/2)****Figure 16. Turn-on current slope (part 2/2)****Figure 17. Transfer characteristics****Figure 18. Static drain-source on resistance vs Id****Figure 19. Input voltage vs input charge****Figure 20. Turn-off drain source voltage slope (part 1/2)**

## Protection features


## VNN7NV04P-E, VNS7NV04P-E

**Figure 21. Turn-off drain source voltage slope (part 2/2)**




**Figure 23. Output characteristics**

**Figure 22. Capacitance variations**




**Figure 23. Output characteristics**

**Figure 24. Normalized on resistance vs temperature**




**Figure 25. Switching time resistive load (part 1/2)**


**Figure 26. Switching time resistive load (part 2/2)**



**Figure 27. Normalized input threshold voltage vs temperature**    **Figure 28. Normalized current limit vs junction temperature**




**Figure 29. Step response current limit**



### 3.2 SO-8 maximum demagnetization energy

**Figure 30. SO-8 maximum turn-off current versus load inductance**




Conditions:

www.DataSheet4U.com

$V_{CC}=13.5\text{ V}$


Values are generated with  $R_L=0\text{ }\Omega$ . In case of repetitive pulses,  $T_{jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.

**Figure 31. SO-8 demagnetization**



### 3.3 SOT-223 maximum demagnetization energy

**Figure 32. SOT-223 maximum turn-off current versus load inductance**



**Legend**

- A = Single Pulse at  $T_{j\text{start}}=150 \text{ }^{\circ}\text{C}$
- B = Repetitive pulse at  $T_{j\text{start}}=100 \text{ }^{\circ}\text{C}$
- C = Repetitive Pulse at  $T_{j\text{start}}=125 \text{ }^{\circ}\text{C}$


**Conditions:**

$$V_{CC}=13.5 \text{ V}$$

www.DataSheet4U.com

Values are generated with  $R_L=0 \Omega$ . In case of repetitive pulses,  $T_{j\text{start}}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.


**Figure 33. SOT-223 demagnetization**



## 4 Package and PCB thermal data

### 4.1 SO-8 thermal data

Figure 34. SO-8 PC board



Note: Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area=58 mm x 58 mm, PCB thickness=2 mm, Cu thickness=35  $\mu$ m, Copper areas: 0.14  $cm^2$ , 0.8  $cm^2$ , 2  $cm^2$ ).

Figure 35.  $R_{thj\_amb}$  vs PCB copper area in open box free air condition




Figure 36. SO-8 thermal impedance junction ambient single pulse





Figure 37. Thermal fitting model of an OMNIFET II in SO-8

**Equation 1 Pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$


**Table 5. SO-8 thermal parameter**

Area/island ( $\text{cm}^2$ )	Footprint	2
$R_1$ ( $^{\circ}\text{C}/\text{W}$ )	0.2	
$R_2$ ( $^{\circ}\text{C}/\text{W}$ )	0.9	
$R_3$ ( $^{\circ}\text{C}/\text{W}$ )	3.5	
$R_4$ ( $^{\circ}\text{C}/\text{W}$ )	21	
$R_5$ ( $^{\circ}\text{C}/\text{W}$ )	16	
$R_6$ ( $^{\circ}\text{C}/\text{W}$ )	58	28
$C_1$ ( $\text{W.s}/^{\circ}\text{C}$ )	3.00E-04	

**Table 5. SO-8 thermal parameter (continued)**

Area/island (cm <sup>2</sup> )	Footprint	2
C2 (W.s/°C)	9.00E-04	
C3 (W.s/°C)	7.50E-03	
C4 (W.s/°C)	0.045	
C5 (W.s/°C)	0.35	
C6 (W.s/°C)	1.05	2

## 4.2 SOT-223 thermal data

**Figure 38. SOT-223 PC board**

Note:

Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area=58 mm x 58 mm, PCB thickness=2 mm, Cu thickness=35  $\mu$ m, Copper areas: 0.11 cm<sup>2</sup>, 1 cm<sup>2</sup>, 2 cm<sup>2</sup>).


**Figure 39.  $R_{thj-amb}$  vs PCB copper area in open box free air condition**

Figure 40. SOT-223 thermal impedance junction ambient single pulse





Figure 41. Thermal fitting model of an OMNIFET II in SOT-223

**Equation 2 Pulse calculation formula**

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p/T$

**Table 6.** SOT-223 thermal parameter

Area/island (cm <sup>2</sup> )	Footprint	2
R1 (°C/W)	0.2	
R2 (°C/W)	1.1	
R3 (°C/W)	4.5	
R4 (°C/W)	24	
R5 (°C/W)	0.1	
R6 (°C/W)	100	45
C1 (W.s/°C)	3.00E-04	

**Table 6. SOT-223 thermal parameter (continued)**

Area/island (cm <sup>2</sup> )	Footprint	2
C2 (W.s/°C)	9.00E-04	
C3 (W.s/°C)	3.00E-02	
C4 (W.s/°C)	0.16	
C5 (W.s/°C)	1000	
C6 (W.s/°C)	0.5	2

## 5 Package and packing information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).


ECOPACK® is an ST trademark.

### 5.1 SOT-223 mechanical data

**Table 7. SOT-223 mechanical data**

Symbol	millimeters		
	Min.	Typ.	Max.
A			1.8
B	0.6	0.7	0.85
B1	2.9	3	3.15
c	0.24	0.26	0.35
D	6.3	6.5	6.7
e		2.3	
e1		4.6	
E	3.3	3.5	3.7
H	6.7	7	7.3
V	10 (max)		
A1	0.02		0.1

**Figure 42. SOT-223 package dimensions**




## 5.2 SO-8 mechanical data

**Table 8. SO-8 mechanical data**


Symbol	millimeters		
	Min	Typ	Max
A			1.75
a1	0.1		0.25
a2			1.65
a3	0.65		0.85
b	0.35		0.48
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.28		0.48
c	0.17		0.23
D <sup>(1)</sup>	4.80	4.90	5.00
E	5.80	6.00	6.20
E1 <sup>(2)</sup>	3.80	3.90	4.00
e		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
k	0°		8°
ccc			0.10

- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm in total (both side).
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side.

**Figure 43. SO-8 package dimensions**


## 5.3 SOT-223 packing information

Figure 44. SOT-223 tape and reel shipment (suffix "TR")




## 5.4 SO-8 packing information

**Figure 45. SO-8 tube shipment (no suffix)**



Base Q.ty	100
Bulk Q.ty	2000
Tube length ( $\pm 0.5$ )	532
A	3.2
B	6
C ( $\pm 0.1$ )	0.6

**Figure 46. SO-8 tape and reel shipment (suffix "TR")**






REEL DIMENSIONS	
Base Q.ty	2500
Bulk Q.ty	2500
A (max)	330
B (min)	1.5
C ( $\pm 0.2$ )	13
F	20.2
G ( $+2/-0$ )	12.4
N (min)	60
T (max)	18.4

All dimensions are in mm.

**TAPE DIMENSIONS**  
According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986

Tape width	W	12
Tape Hole Spacing	P0 ( $\pm 0.1$ )	4
Component Spacing	P	8
Hole Diameter	D ( $\pm 0.1/-0$ )	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F ( $\pm 0.05$ )	5.5
Compartment Depth	K (max)	4.5
Hole Spacing	P1 ( $\pm 0.1$ )	2

All dimensions are in mm.

## 6 Revision history

**Table 9. Document revision history**

Date	Revision	Changes
15-Oct-2009	1	Initial release.

## VNN7NV04P-E, VNS7NV04P-E

---

### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

www.DataSheet4U.com

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

