

CLC110

APPLICATIONS:

- ultra-fast flash A/D conversion
- line driving
- high speed communications
- impedance transformation
- power buffers
- IF processors

DESCRIPTION:

Using a unique closed-loop design, the CLC110 buffer offers a high-fidelity, high-performance alternative to conventional open-loop buffers. For example, the -3dB bandwidth is 730MHz ($0.5V_{pp}$) and the settling time to 0.2% is typically only 5ns . Yet all this is achieved while maintaining excellent signal fidelity as demonstrated by the -65dBc harmonic distortion at 20MHz – a value unmatched by any high-speed buffer.


The CLC110 is an ideal choice for a wide variety of applications. With its speed and accuracy, the CLC110 offers designers the benefit of buffering signals which might otherwise go unbuffered due to performance penalties imposed by conventional buffers. For example, the CLC110 is well suited for use within closed-loop systems such as amplifier or phase locked loop systems; with its 400ps rise time, its effect on loop dynamics is usually negligible.

Ultra-fast flash A/D converter systems can also benefit from the speed of the CLC110. And, since most flash A/D's have capacitive inputs, the CLC110's dynamic performance has been characterized for various loads. In addition, the amplifier specifications are for a 100Ω load.




The CLC110 is available in several versions to meet a variety of requirements. A three-letter suffix determines the version:

CLC110AJP	-40°C to $+85^{\circ}\text{C}$	8-pin plastic DIP
CLC110AJE	-40°C to $+85^{\circ}\text{C}$	8-pin plastic SOIC
CLC110AIB	-40°C to $+85^{\circ}\text{C}$	8-pin hermetic CERDIP
CLC110A8B	-55°C to $+125^{\circ}\text{C}$	8-pin hermetic CERDIP, MIL-STD-883, Level B dice
CLC110ALC	-55°C to $+125^{\circ}\text{C}$	dice qualified to Method 5008,
CLC110AMC	-55°C to $+125^{\circ}\text{C}$	MIL-STD-883, Level B

Contact factory for other packages. DESC SMD number, 5962-89975.


FEATURES:

- closed-loop, unity-gain operation
- -3dB bandwidth of 730MHz ($0.5V_{pp}$)
- 0.2% settling in 5ns
- low power, 150mW
- low distortion, -65dBc at 20MHz


6
PINOUT

DIP and SOIC Versions
Chip Topography


Electrical Characteristics (R_i = 100Ω, R_o = 500Ω, V_{cc} = ±2.5V)


PARAMETERS	CONDITIONS	TYP	MIN AND MAX RATINGS				UNITS	SYMBOL
Ambient Temperature	CLC110AJ/AI	+25°C	-40°C	+25°C	+85°C			
Ambient Temperature	CLC110A8/AM/AL	+25°C	-55°C	+25°C	+125°C			
FREQUENCY DOMAIN PERFORMANCE¹								
-3dB bandwidth	V _{out} < 0.5V _{pp}	730	>400	>400	>300	MHz	SSBW	
	V _{out} < 5V _{pp}	90	>50	>55	>50	MHz	LSBW	
gain flatness ²	V _{out} < 0.5V _{pp}							
† peaking	DC to 200MHz	0	<0.8	<0.5	<0.6	dB	GFPH	
† rolloff	DC to 200MHz	0	<1.0	<0.8	<1.2	dB	GFRH	
group delay	DC to 200MHz	0.75	<1.0	<1.0	<1.2	ns	GD	
linear phase deviation	DC to 200MHz	0.7	<1.5	<1.5	<2.0	°	LPD	
TIME DOMAIN PERFORMANCE¹								
rise and fall time	0.5V step (input signal rise/fall = 300ps)	0.4	<1.0	<1.0	<1.4	ns	TRS	
overshoot	0.5V step (input signal rise/fall = 300ps)	0	<15	<10	<15	%	OS	
rise and fall time	5V step (input signal rise/fall ≤ 1ns)	4.5	<8.5	<7.5	<8.5	ns	TRL	
settling time to ±0.2%	2V step	5	<10	<10	<10	ns	TSP	
slew rate		800	>450	>500	>450	V/μs	SR	
DISTORTION AND NOISE PERFORMANCE								
2nd harmonic distortion								
†	2V _{pp} , 20MHz	-65	<-48	<-55	<-55	dBc	HD2	
	2V _{pp} , 50MHz	-60	<-48	<-55	<-55	dBc	HHD2	
3rd harmonic distortion								
†	2V _{pp} , 20MHz	-65	<-55	<-55	<-55	dBc	HD3	
	2V _{pp} , 50MHz	-60	<-50	<-50	<-45	dBc	HHD3	
equivalent input noise								
noise floor	> 1MHz	-158	<-155	<-155	<-154	dBm(1Hz)	SNF	
integrated noise	1MHz to 200MHz	40	<57	<57	<63	μV	INV	
STATIC, DC PERFORMANCE								
small signal gain into 100Ω load		0.97	>0.95	>0.96	>0.95	V/V	GA	
integral endpoint linearity	±2V full scale	0.2	<0.8	<0.4	<0.3	%FS	ILIN	
* output offset voltage		2	<16	<8.0	<13	mV	VIO	
average temperature coefficient		20	<100	-	<50	μV/°C	DVIO	
* input bias current		20	<100	<50	<50	μA	IBN	
average temperature coefficient		200	<700	-	<300	nA/°C	DIBN	
† power supply rejection ratio		50	>45	>45	>45	dB	PSRR	
* supply current	no load	15	<20	<20	<20	mA	ICC	
MISCELLANEOUS PERFORMANCE								
input resistance		160	>50	>100	>200	kΩ	RIN	
capacitance		1.6	<2.5	<2.2	<2.5	pF	CIN	
output impedance	at DC	2	<3.5	<3.0	<3.5	Ω	RO	
output voltage range	100Ω load	±4	>±3.0	>±3.2	>±3.2	V	VO	
output current	-40°C to +85°C	±70	>±45	>±50	>±50	mA	IO	
	-55°C to +125°C	±70	>±40	>±50	>±50	mA	IO	

Notes:			
V _{cc}	±7V	*	Notes:
I _{out}	output is short circuit protected to ground, but, maximum reliability will be obtained if I _{out} does not exceed...	†	A1, AJ 100% tested at +25°C, sample at +85°C.
	70mA	†	AJ Sample tested at +25°C.
input voltage	±V _{cc}	*	A1 100% tested at +25°C.
junction temperature	+175°C	*	A8 100% tested at +25°C, -55°C, +125°C.
operating temperature range		*	A8 100% tested at +25°C, sample at -55°C, +125°C.
A1/AJ:	-40°C to +85°C	*	AL, AM 100% wafer probe tested at +25°C to +25°C min/max specifications.
A8/AM/AL:	-55°C to +125°C		
storage temperature range	-65°C to +150°C		note 1: AC performance is very dependent on layout. Specifications apply only in a 50Ω microstrip environment.
lead solder duration (+300°C)	10 sec		note 2: Gain flatness tests are performed from 0.1MHz to 200MHz.

Typical Performance Characteristics for CLC110

CLC110

6






Figure 1: recommended circuit and evaluation board schematic

Operation

The CLC110 is based upon a unique, patented closed-loop design, which provides the accuracy characteristics of a closed-loop amplifier, yet also has unmatched dynamic performance.

Printed Circuit Layout and Supply Bypassing

As with any high-frequency device, a good PCB layout is required for optimum performance. This is especially important for a device as fast as the CLC110, which has a typical bandwidth of 730MHz.

To minimize capacitive feedthrough, the pins not connected internally (pins 2, 3, 6, and 7) should be connected to the ground plane. Input and output traces should be laid out as transmission lines with the appropriate termination resistors very near the CLC110. On a 0.065 inch epoxy PCB material, a 50Ω transmission line (commonly called stripline) can be constructed by using a trace width of 0.1" over a complete ground plane.

Figure 1 shows recommended power supply bypassing. The ferrite beads are optional and are recommended only where additional isolation is needed from high-frequency (>400MHz) resonances of the power supply.

Parasitic or load capacitance directly on the output of the CLC110 will introduce additional phase shift in the device, which can lead to decreased phase margin and frequency response peaking. A small series resistor before the capacitance effectively decouples this effect. The graphs on the preceding page illustrate the required resistor value and the resulting performance vs. capacitance.

Precision buffed resistors (PRP8351 series from Precision Resistive Products), which have low parasitic reactances, were used to develop the data sheet specifications. Precision carbon composition resistors or standard spirally-trimmed RN55D metal film resistors will work, though they will cause a degradation of AC performance due to their reactive nature at high frequencies.

Evaluation Board

An evaluation board (part number 730012) is available for the CLC110 to assist in the evaluation of the CLC110. It may also be used as a guide in developing a printed circuit layout. Figure 1 shows the board's schematic; Figures 2 through 4 show the board layout.

Evaluation Board Parts List:

- R_{in} select for desired input impedance
- R_{out} select for desired output impedance
- C₁, C₂ 0.1µF ceramic radial lead
- C₃, C₄ 6.8µF (Sprague 150D series)
- L₁, L₂ ferrite beads (optional) (Ferrotec #VK 200 19/4B)

- Hardware (optional)
- Sockets Cambion flush-mount connector jacks (#450-2598-01-06-00)
- SMA Connectors (female)
- Amphenol 901-144 (straight)
- Amphenol 901-143 (angled)

Application Notes and Assistance

Application notes that address topics such as data conversion, fiber optics, and general high frequency circuit design are available from Comlinear or your Comlinear sales engineer.

Comlinear maintains a staff of highly qualified applications engineers to provide technical and design assistance.




Figure 2: component placement guide




Figure 3: solder side (bottom) as viewed from component side (top)




Figure 4: component side (top) showing extensive ground plane