# VCSO BASED CLOCK GENERATOR

## **GENERAL DESCRIPTION**

The M906-02 is a PLL (Phase Locked Loop) based



clock generator that uses an internal VCSO (Voltage Controlled SAW Oscillator) to produce a very low jitter output clock. From the M906-02-155.5200, an output clock frequency of 155.52 or 77.76MHz is provided from six LVPECL clock

output pairs. (Other frequencies are available; consult factory.) The accuracy of the output frequency is assured by the internal PLL that phase-locks the internal VCSO to the reference input frequency (19.44MHz for the M906-02-155.5200). The input reference can either be an external crystal, utilizing the internal crystal oscillator, or a stable external clock source such as a packaged crystal oscillator.

#### **FEATURES**

- ◆ Output clock frequency range 75MHz to 175MHz (Consult factory for frequency availability)
- ♦ Selectable divider chooses one of two frequencies
- ◆ Six identical LVPECL output pairs (same frequency)
- ◆ Jitter 0.7ps rms (at 155.52MHz, over 12kHz-20MHz), typ.
- ◆ Ideal for OC-48/STM-16 clock reference
- ♦ Output-to-output skew < 100ps
- **◆ External XTAL or LVCMOS reference input**
- ◆ Selectable external feed-through clock input
- ◆ STOP clock control (Logic 1 stops output clocks)
- ◆ Integrated SAW (surface acoustic wave) delay line
- ♦ Single 3.3V power supply
- ◆ Small 9 x 9 mm SMT (surface mount) package

# PIN ASSIGNMENT (9 x 9 mm SMT)




Figure 1: Pin Assignment

# **Example Output Frequency Configurations** (M906-02-155.5200)

Ref Clock Frequency (MHz)	VCSO Frequency (MHz)	P Divider Value	Output Frequency (MHz)
19.44	155.52	1	155.52
10.44	100.02	2	77.76

**Table 1: Example Output Frequency Configurations** 

## SIMPLIFIED BLOCK DIAGRAM




Figure 2: Simplified Block Diagram

M906-02 Datasheet Rev 0.7 Revised 30Jul2004



# **DETAILED BLOCK DIAGRAM**





Figure 3: Detailed Block Diagram

# **PIN DESCRIPTIONS**

Number	Name	I/O	Configuration	Description			
1, 2, 3, 10, 14, 26	GND	Ground		Power supply ground connections.			
4 9	OP_IN nOP_IN	Input					
5 8	nOP_OUT OP_OUT	Output	_	External loop filter connections. See Figure 5.			
6 7	nVC VC	Input	_				
11, 19, 33	VCC	Power		Power supply connection, connect to +3.3V.			
12, 13	FOUT0, nFOUT0						
15, 16	FOUT1, nFOUT1						
17, 18	FOUT2, nFOUT2	Output	No internal terminator	Clock output pairs, differential LVPECL output			
20, 21	FOUT3, nFOUT3	Output	No internal terminator	(155.52 or 77.76 MHz for the <b>M906-02-155.5200</b> )			
29, 30	FOUT4, nFOUT4			(155.52 01 77.76 WITZ 101 the M900-02-155.5200)			
31, 32	FOUT5, nFOUT5						
22	FOUT_SEL	Input		Determines post-PLL divider value: When FOUT_SEL = 1, P = 1 When FOUT_SEL = 0, P = 2			
23	EN_EXT_CLK	Input	Internal pull-down resistor <sup>1</sup>	Logic 1 enables the EXT_CLK input. Use Logic 0 for normal operation.			
24	EXT_CLK	Input		External clock feed-through: 0 to 200 MHz			
25	STOP	Input	Internal pull-down resistor <sup>1</sup>	Logic 1 stops clock outputs. Use Logic 0 for normal operation.			
27	XTAL_1 / REF_IN	Input		External crystal connection. Also accepts LVCMOS/LVTTL compatible clock source.			
28	XTAL_2	Input		External crystal connection. Leave unconnected when driving pin 27 with external clock reference.			
34, 35, 36	DNC		Do Not Connect.	Internal nodes. Connection to these pins can cause erratic device operation.			

Table 2: Pin Descriptions

Note 1: For typical value of internal pull-down resistor, see DC Characteristics, Pull-down on pg. 6 for typical value.





# **FUNCTIONAL DESCRIPTION**

The M906-02 is a PLL (Phase Locked Loop) based clock generator that generates output clocks synchronized to an input reference clock.

The M906-02 combines the flexibility of a VCSO (Voltage Controlled SAW Oscillator) with the stability of a crystal oscillator.

#### **Input Reference**

The 19.44MHz input reference can either be an external, discrete crystal device or a stable external clock source such as a packaged crystal oscillator:

- If an external crystal is used with the on-chip crystal oscillator circuit (XTAL OSC), the external crystal should be a parallel-resonant, fundamental mode crystal. Apply it to the XTAL\_1 / REF\_IN and XTAL\_2 input pins. External crystal load capacitors are also required.
- If an external LVCMOS/LVTTL clock source is used, apply it to the XTAL\_1 / REF\_IN input pin.

In either case, the reference clock is supplied directly to the phase detector of the PLL.

The EX\_CLK pin is available for a clock feed-through mode for testing. See "External Clock Feed-through" on pg. 3.

#### The PLL

The PLL (Phase Locked Loop) includes the phase detector, the VCSO, and a feedback divider (labeled "M Divider").

The feedback divider is a digital circuit that divides the VCSO output frequency by a numerical value "M" in order to match the input reference frequency.

By controlling the frequency and phase of the VCSO, the phase detector precisely locks the frequency and phase of the feedback divider output to that of the input reference. This creates an output frequency that is a multiple of the reference frequency (which is output from the VCSO).

The relationship between the VCSO output frequency, the M Divider, and the input reference frequency is defined as follows:

 $Fvcso = M \times Fxtal$ 

For the M906-02-155.5200 (see "Ordering Information" on pg. 8):

- VCSO output frequency = 155.52MHz
- M = 8
- Input reference frequency = 19.44MHz

Therefore, for the M906-02-155.5200:

 $155.52MHz = 8 \times 19.44MHz$ 

The VCSO center output frequency of 155.52MHz enables the product of  $M \times$  input crystal frequency to fall within the lock range of the VCSO.

#### **Post-PLL Divider**

The M906-02 also features a post-PLL divider (labeled "P Divider") for selecting one of two output frequencies (e.g., 155.52 or 77.76 MHz).

The FOUT\_SEL pin determines the P Divider value:

- When FOUT\_SEL = 1, P = 1.
- When FOUT\_SEL = 0, P = 2.

#### **External Clock Feed-through**

The EXT\_CLK pin provides an input for an external single-ended clock that directly drives the LVPECL clock outputs. This pin is intended for system debugging and performance evaluation..

EN\_EXT\_CLK Logic 1 enables the EXT\_CLK input.

Use Logic 0 for normal operation.

EXT\_CLK Apply an external LVCMOS/LVTTL clock source

for 0 to 200 MHz feed-through operation. Leave inactive for normal operation.

Note 1: In applications where EXT\_CLK is active while the SAW PLL signal path is enabled, it is necessary to gate the EXT\_CLK to minimize jitter in the LVPECL output pairs. See the *PCB Design Guidelines for ICS SAW PLLs* application note at www.icst.com/products/appnotes/M000-AN-001.PCBdesign.pdf

#### STOP Clock

The STOP pin puts the output clock into a static condition.

Logic 1 Output clocks are static

Logic 0 Output clocks enabled for normal operation



## **APPLICATION INFORMATION**

This section includes information on the optional external crystal and on the external loop filter.

The subsections on the loop filter provide example component values and also briefly describe the SAW PLL simulator tool and additional application information available at www.icst.com.

#### **External Crystal Specifications**

If an external crystal is used with the on-chip crystal oscillator circuit (XTAL OSC), the external crystal should have the following general specifications:

# **Crystal Specifications**

	Parameter	Min	Тур	Max	Unit	
Crystal Type			AT-cut quartz			
	Mode of Oscillation	Fundamental				
f <sub>0</sub>	Frequency Range	16		40	MHz	
ESR	SR Equivalent Series Resistance			50	Ω	
	Spurious Response (non-harmonic)			-40	dBc	
C <sub>L</sub>	Load Capacitance, parallel load resonant	16		32	pF	
P <sub>0</sub>	Drive Level	0.1		1.0	mW	

**Table 3: Crystal Specifications** 

The external crystal will be applied to the XTAL\_1/REF\_IN and XTAL\_2 input pins. External crystal load capacitors are also required.

# Recommended External Crystal Configuration M906-02




Figure 4: Recommended External Crystal Configuration

XTAL Load Capacitance Specification = 18 pF C1 = 27 pF

 $C2 = 33 \, pF$ 

External load capacitors C1 and C2 present a load of 15 pf to the crystal (they are seen in series by the crystal through the common ground connection). With the additional of PCB trace capacitance and M906-02 input capacitance, the total load to the crystal is about 18 pf.

#### **External Loop Filter**

To provide stable PLL operation, and thereby a low jitter output clock, the M906-02 requires the use of an external loop filter. This is provided via the provided filter pins (see Figure 5).




Figure 5: External Loop Filter

The loop filter is implemented as a differential circuit to minimize system noise interference. Due to the differential signal path design, the implementation requires two identical complementary RC filters as shown here. See Table 4, Example External Loop Filter Component Values, below.

#### **Example External Loop Filter Component Values**

PLL Bandwidth (kHz)	Damping Factor	R loop (kΩ)	C loop (μF)	R post (kΩ)	C post (pF)
0.395	2.0	1.5	4.70	20	3300
1.2	2.9	4.7	1.00	20	1000
10 <sup>1</sup>	2.4	39.0	0.01	20	240

Table 4: Example External Loop Filter Component Values

Note 1: Recommended for minimum output jitter when using a crystal or crystal oscillator reference.

Refer to the M906-02 product web page at www.icst.com/products/summary/m906-02.htm for additional product information.

#### **PLL Simulator Tool Available**

A free PC software utility is available on the ICS website (www.icst.com). The M2000 Timing Modules PLL Simulator is a downloadable application that simulates PLL jitter and wander transfer characteristics. This enables the user to set appropriate external loop component values in a given application.

Refer to the SAW PLL Simulator Software web page at www.icst.com/products/calculators/m2000filterSWdesc.htm for additional information.



#### **SAW PLL Application Notes Available**

The ICS web site (www.icst.com) also has application notes on:

- PCB layout guidelines (including special detailed instructions for preventing issues such as external reference crosstalk)
- Any new special device application details that may become available
- · Instructions for using PLL simulator software
- Guidelines for PCB fabrication (including recommended PCB footprint, solder mask, and furnace profile)

Refer to the SAW PLL Application Notes web page at www.icst.com/products/appnotes/SawPllAppNotes.htm for application notes and any additional product information that may become available.

# ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Symbol	Parameter	Rating	Unit
V <sub>I</sub>	Inputs	-0.5 to $V_{\rm CC}$ +0.5	V
V <sub>o</sub>	Outputs	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>CC</sub>	Power Supply Voltage	4.6	٧
T <sub>s</sub>	Storage Temperature	-45 to +100	°C

**Table 5: Absolute Maximum Ratings** 

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in Recommended Conditions of Operation, DC Characteristics, or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

#### RECOMMENDED CONDITIONS OF OPERATION

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>CC</sub>	Positive Supply Voltage		3.135	3.3	3.465	٧
T <sub>A</sub>	Ambient Operating Temperature	)				
		Commercial	0		+70	°C
		Industrial	-40		+85	°C

Table 6: Recommended Conditions of Operation



## **ELECTRICAL SPECIFICATIONS**

#### **DC Characteristics**

Unless stated otherwise,  $V_{CC}$  = 3.3V  $\pm 5\%$ ,  $T_A$  = 0 °C to +70 °C (commercial),  $T_A$  = -40 °C to +85 °C (industrial),  $F_{VCSO}$  = 155.52MHz, <sup>1</sup> LVPECL outputs terminated with 50 $\Omega$  to  $V_{CC}$  - 2V

	Symbol	Parameter		Min	Тур	Max	Unit
Power Supply	V <sub>CC</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
	I <sub>cc</sub>	Power Supply Current	-		350		mA
Logic Inputs	V <sub>IH</sub>	Input High Voltage		2		V <sub>cc</sub> +0.3	V
	V <sub>IL</sub>	Input Low Voltage	FOUT_SEL, EN_EXT_CLK,	-0.3		0.8	V
	I <sub>IH</sub>	Input High Current	EXT_CLK, STOP			150	μΑ
	I <sub>IL</sub>	Input Low Current	-	-5.0			μΑ
Reference	V <sub>IH</sub>	Input High Voltage		$(V_{CC}/2)+0.5$		V <sub>cc</sub> +0.3	V
Clock Input	V <sub>IL</sub>	Input Low Voltage	XTAL_1 / REF_IN	-0.3		$(V_{CC}/2)+0.5$	V
mpat	I <sub>IH</sub>	Input High Current	(XTAL_2 disconnected)			150	μΑ
	I <sub>IL</sub>	Input Low Current	-	-5.0			μΑ
All Inputs	C <sub>IN</sub>	Input Capacitance, All Inputs	FOUT_SEL, EN_EXT_CLK, EXT_CLK, STOP, XTAL_1 / REF_IN			4	pF
Pull-down	R <sub>pulldown</sub>	Internal Pull-down Resistor	EN_EXT_CLK, STOP		51		kΩ
Differential	$V_{OH}$	Output High Voltage		V <sub>cc</sub> -1.4		V <sub>cc</sub> -1.0	V
Output	V <sub>OL</sub>	Output Low Voltage	FOUT, nFOUT (0-5)	V <sub>cc</sub> -2.0		V <sub>cc</sub> -1.7	V
	V <sub>P-P</sub>	Peak to Peak Output Voltage		0.6		0.85	V

Note 1: For other VCSO center frequencies, contact ICS

#### Table 7: DC Characteristics

#### **AC Characteristics**

Unless implied otherwise,  $V_{CC}$  = 3.3V  $\pm 5\%$ ,  $T_A$  = 0 °C to +70 °C (commercial),  $T_A$  = -40 °C to +85 °C (industrial),  $F_{VCSO}$  = 155.52MHz, <sup>1</sup> LVPECL outputs terminated with 50 $\Omega$  to  $V_{CC}$  - 2V


Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions
F <sub>OUT</sub>	Output Frequency Rang	е	75		175	MHz	FOUT_SEL=1 1
F <sub>IN</sub>	Nominal Input Frequenc	y, XTAL_1 / REF_IN		19.44		MHz	
APR	VCSO Pull-Range		<u>+</u> 100	<u>+</u> 150		ppm	
Фп	Single Side Band	1kHz Offset		-100		dBc/Hz	
	Phase Noise	10kHz Offset		-110		dBc/Hz	
	@155.52MHz	100kHz Offset		-134		dBc/Hz	
J(t)	Jitter (rms)			0.7	1.0	ps	12kHz to 20MHz
t <sub>DC</sub>	Output Duty Cycle, High	Time	45	50	55	%	
t <sub>R</sub>	Output Rise Time	FOUT, nFOUT (0-5)	350	450	550	ps	20% to 80%
t <sub>F</sub>	Output Fall Time	FOUT, nFOUT (0-5)	350	450	550	ps	20% to 80%
t <sub>S</sub>	Output Skew	Between Any Pair			100	ps	
	EXT_CLK Frequency	EXT_CLK	0		200	MHz	

Note 1: For other VCSO center frequencies, contact ICS

Table 8: AC Characteristics



# DEVICE PACKAGE - 9 x 9mm CERAMIC LEADLESS CHIP CARRIER Mechanical Dimensions:



Refer to the SAW PLL application notes web page at www.icst.com/products/appnotes/SawPllAppNotes.htm for application notes, including recommended PCB footprint, solder mask, and furnace profile.

#### NOTES:

- 1. DIMENSIONS ARE IN INCHES, DIMENSIONS
- IN [ ] ARE MM.
- 2. UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE ±.005 [.13]

Figure 6: Device Package - 9 x 9mm Ceramic Leadless Chip Carrier

# **ORDERING INFORMATION**

#### **Part Numbering Scheme**




Figure 7: Part Numbering Scheme

#### **Example Part Numbers**

For Output Frequencies (MHz)	Temperature	Order Part Number
155.52 (and 77.76)	commercial	M906-02-155.5200
155.52 (and 11.16)	industrial	M906-02I155.5200
150 to 175 (and 75 to 87.5)	commercial	M906-02-xxx.xxxx
130 to 173 (and 73 to 07.3)	industrial	M906-02Ixxx.xxxx

Table 9: Example Part Numbers

Consult ICS for the availability of VCSO frequencies

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.