

MC54F/74F161A MC54F/74F163A





SYNCHRONOUS PRESETTABLE BINARY COUNTER

The MC54/74F161A and MC54/74F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC54/ 74F161A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC54/74F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. The MC54/74F161A and MC54/ 74F163.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Frequency of 120 MHz



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Түр	Max	Unit	
Vcc	Supply Voltage	54, 74	4.5	5	5.5	V	
_		54	- 55	25	125	°C	
TA	Operating Ambient Temperature Range	74	0	25	70		
юн	Output Current - High	54, 74			-1	mA	
1OL	Output Current Low	54, 74			20	mA	

FAST AND LS TTL DATA

11.11

Functional Description

The MC54/74F161A and MC54/74F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the MC54/74F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC54/ 74F161A), synchronous reset (MC54/74F163A), parallel load, count-up and hold. Five control inputs - Master Reset (MR, MC54/74F161A), Synchronous Reset (SR, MC54/74F163A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and

asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR (MC54/74F161A) or SR (MC54/74F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits countina.

The MC54/74F161A and MC54/74F163A use D-type edge triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

State Diagram

TRUTH TABLE *SR

• SR	PE	CET	ÇEP	Action on the Rising Clock Edge (5)	
L	x	x	x	Reset (Clear)	15
н	L	x	х	Load $(P_n \rightarrow Q_n)$	
н	н	н	н	Count (Increment)	54
н	н	Ł	х	No Change (Hold)	1 7 -
н	н	х	L	No Change (Hold)	13

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits						
			Min	Тур	Max	Units	Test Conditions		
VIH	Input HIGH Voltage		2			v	Guaranteed Input HIGH Voltage for All Inputs		
vìL	Input LOW Voltage				0.8	v	Guaranteed Input LOW Voltage f All Inputs		
ViK	Input Clamp Diode Voltage				-1.2	v	$V_{CC} = MIN, I_{ N } = -18 \text{ mA}$		
	Output HIGH Voltage	54, 74	2.5	3.4		v	lOH ≃ −1 mA	V _{CC} = 4.5 V	
VOH		74	2.7	3.4		v	IOH = -1 mA	V _{CC} = 4.75 V	
VOL	Output LOW Voltage			0.35	0.5	v	IOL = 20 mA	V _{CC} = MIN	
IH	Input HIGH Current Data, CEP, Clock PE, CET, SR				20	μΑ	V _{CC} = MAX, V _{IN}	i = 2.7 V	
	Data, CEP, Clock PE, CET, SR				0.1 0.1	mA	V _{CC} = MAX, V _{IN}	l = 7 V	
hL	Input LOW Current Data, CEP, Clock PE, CET, SR				-0.6 -1.2	mA	V _{CC} = MAX, V _{IN}	= 0.5 V	
los	Short Circuit Current		- 60		~ 150	mA	V _{CC} = MAX, V _O	UT = 0 V	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW			37	55	mA	V _{CC} = MAX		

NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable evice type

2. Not more than one output should be shorted at a time, nor for more than 1 second.

MC54F/74F161A MC54F/74F163A

54/74F

T_A = +25°C

V_{CC} = +5 V

C_ = 50 pF

Max

6.0

10

7.0

8.5

14

14

7.5

7.5

12

10.5

Min

100

3.5

3.5

3.5

4

5

4.5

2.5

2.5

5.5

4.5

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended

Parameter

Maximum Count Frequency

CP to Qn (PE Input HIGH)

CP to Qn (PE Input LOW)

Propagation Delay

Propagation Delay

Propagation Delay

Propagation Delay

Propagation Delay

MR to Qn (MC54/74F161A) Propagation Delay

for use as a clock or asynchronous reset for flip-flops, counters or registers.

74F

 $T_A = 0^{\circ}C$ to 70°C $V_{CC} = 5 V \pm 10\%$ $C_L = 50 pF$

Max

7.0

11

8.0

9.5

15

15

8.5

8.5

13

11.5

Min

90

3.5

3.5

3.5

4

5

4.5

2.5

2.5

5.5

4.5

Units

MHz

ns

ns

ns

ns

ns

Logic Equations: Count Enable = CEP • CET • PE $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$

54F

 $T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$ $V_{CC} = 5 \text{ V} \pm 10^{\circ}$

CL = 50 pF

Max

9

11.5

10

10

16.5

15

9

9

14

12.5

Min

75

3.5

3.5

4

4

5

5

2.5

2.5

5.5

4.5

AC CHARACTERISTICS

Symbol

fmax

^tPLH

tPHL

tPLH ^tPHL

^tPLH

TPHL

tPLH

^tPHL

^tPHL

TPHL

^t PHL	MR to TC					
	ING REQUIREMENTS					

CP to TC

CET to TC

Symbol	Parameter	54/74F T _A = +25℃ V _{CC} = +5 V C _L = 50 pF		$54F = -55°C to + 125°C V_{CC} \approx 5 V \pm 10% C_L = 50 pF$		74F $T_A = 0^{\circ}C \text{ to } 70^{\circ}C$ $V_{CC} = 5 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		Units
		Min	Max	Min	Max	Min	Max	
t _S (H) t _S (L)	Setup Time, HIGH or LOW Pn to CP	5		5.5 5.5		5 5		- ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	2		2.5 2.5		2 2		
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE or SR to CP	11 8.5		13.5 10.5		11.5 9.5		- ns
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE or SR to CP	2 0		2 0		2 0		
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	11 5		13 6		11.5 5		
t _h (H) t _H (L)	Hold Time, HIGH or LOW CEP or CET to CP	0		0		0 0		ns
t _w (H) t _w (L)	Clock Pulse Width (Load) HIGH or LOW	5 5		5 5		5 5		ns
t _w (H) t _w (L)	Clock Pulse Width (Count) HIGH or LOW	4		5 8		4 7		ns
t _w (L)	MR Pulse Width, LOW (MC54/74F161A)	5		5		5		ns
trec	Recovery Time MR to CP (MC54/74F161A)	6	-	6		6		- ""

MC54F/74F161A MC54F/74F163A



*INCLUDES JIG AND PROBE CAPACITANCE





Figure 3. Waveform for Non-Inverting Functions



Figure 4. Setup and Hold Times, Rising-edge Clock



Figure 2. Propagation Delays from Rising-edge Clock or Enable



Figure 5. Asychronous Set, Reset, Parallel Load or Clear, Active Rising-edge Clock or Active-LOW Enable