




MC54F/74F161A MC54F/74F163A

SYNCHRONOUS PRESETTABLE BINARY COUNTER


The MC54/74F161A and MC54/74F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in program-mable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC54/74F161A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC54/74F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. The MC54/74F161A and MC54/74F163A are high-speed versions of the MC54/74F161 and MC54/74F163.

- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Frequency of 120 MHz




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram



LOGIC SYMBOL

*MR for MC54/74F161A
*SR for MC54/74F163A



CONNECTION
DIAGRAM

J Suffix — Case 620-09
(Ceramic)
N Suffix — Case 648-08
(Plastic)
D Suffix — Case 751B-03
(SOIC)

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
VCC	Supply Voltage	54, 74	4.5	5	5.5	V
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I _{OH}	Output Current — High	54, 74			-1	mA
I _{OL}	Output Current — Low	54, 74			20	mA

MC54F/74F161A
MC54F/74F163A

Functional Description

The MC54/74F161A and MC54/74F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the MC54/74F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC54/74F161A), synchronous reset (MC54/74F163A), parallel load, count-up and hold. Five control inputs — Master Reset (\overline{MR} , MC54/74F161A), Synchronous Reset (\overline{SR} , MC54/74F163A), Parallel Enable (\overline{PE}), Count Enable Parallel (\overline{CEP}) and Count Enable Trickle (\overline{CET}) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on \overline{MR} overrides all other inputs and

asynchronously forces all outputs LOW. A LOW signal on \overline{SR} overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on \overline{PE} overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With \overline{PE} and \overline{MR} (MC54/74F161A) or \overline{SR} (MC54/74F163A) HIGH, \overline{CEP} and \overline{CET} permit counting when both are HIGH. Conversely, a LOW signal on either \overline{CEP} or \overline{CET} inhibits counting.


The MC54/74F161A and MC54/74F163A use D-type edge triggered flip-flops and changing the \overline{SR} , \overline{PE} , \overline{CEP} and \overline{CET} inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

TRUTH TABLE

\overline{SR}	\overline{PE}	\overline{CET}	\overline{CEP}	Action on the Rising Clock Edge (\uparrow)
L	X	X	X	Reset (Clear)
H	L	X	X	Load ($P_n \rightarrow Q_n$)
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

*For MC54/74F163A only H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

State Diagram



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Units	Test Conditions
		Min	Typ	Max		
V_{IH}	Input HIGH Voltage	2			V	Guaranteed Input HIGH Voltage for All Inputs
V_{IL}	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
V_{IK}	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$
V_{OH}	Output HIGH Voltage	54, 74	2.5	3.4	V	$I_{OH} = -1 \text{ mA}$, $V_{CC} = 4.5 \text{ V}$
		74	2.7	3.4	V	$I_{OH} = -1 \text{ mA}$, $V_{CC} = 4.75 \text{ V}$
V_{OL}	Output LOW Voltage		0.35	0.5	V	$I_{OL} = 20 \text{ mA}$, $V_{CC} = \text{MIN}$
I_{IH}	Input HIGH Current Data, CEP, Clock \overline{PE} , \overline{CET} , \overline{SR}			20	μA	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$
	Data, CEP, Clock \overline{PE} , \overline{CET} , \overline{SR}			0.1 0.1	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 7 \text{ V}$
I_{IL}	Input LOW Current Data, CEP, Clock \overline{PE} , \overline{CET} , \overline{SR}			-0.6 -1.2	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 0.5 \text{ V}$
I_{OS}	Short Circuit Current	-80		-150	mA	$V_{CC} = \text{MAX}$, $V_{OUT} = 0 \text{ V}$
I_{CC}	Power Supply Current Total, Output HIGH Total, Output LOW		37	55	mA	$V_{CC} = \text{MAX}$

NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Not more than one output should be shorted at a time, nor for more than 1 second.

MC54F/74F161A
MC54F/74F163A

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended

for use as a clock or asynchronous reset for flip-flops, counters or registers.


Logic Equations: Count Enable = $CEP \cdot CET \cdot \overline{PE}$
 $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$

AC CHARACTERISTICS

Symbol	Parameter	54/74F $T_A = +25^\circ\text{C}$ $V_{CC} = +5\text{ V}$ $C_L = 50\text{ pF}$		54F $T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		74F $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ $V_{CC} = 5\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		Units
		Min	Max	Min	Max	Min	Max	
f_{max}	Maximum Count Frequency	100		75		90		MHz
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n (\overline{PE} Input HIGH)	3.5 3.5	6.0 10	3.5 3.5	9 11.5	3.5 3.5	7.0 11	ns
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n (\overline{PE} Input LOW)	3.5 4	7.0 8.5	4 4	10 10	3.5 4	8.0 9.5	
t_{PLH} t_{PHL}	Propagation Delay CP to TC	5 4.5	14 14	5 5	16.5 15	5 4.5	15 15	ns
t_{PLH} t_{PHL}	Propagation Delay CET to TC	2.5 2.5	7.5 7.5	2.5 2.5	9 9	2.5 2.5	8.5 8.5	ns
t_{PHL}	Propagation Delay MR to Q_n (MC54/74F161A)	5.5	12	5.5	14	5.5	13	ns
t_{PHL}	Propagation Delay MR to TC	4.5	10.5	4.5	12.5	4.5	11.5	ns

AC OPERATING REQUIREMENTS

Symbol	Parameter	54/74F $T_A = +25^\circ\text{C}$ $V_{CC} = +5\text{ V}$ $C_L = 50\text{ pF}$		54F $T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		74F $T_A = 0^\circ\text{C to } 70^\circ\text{C}$ $V_{CC} = 5\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		Units
		Min	Max	Min	Max	Min	Max	
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW P_n to CP	5 5		5.5 5.5		5 5		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW P_n to CP	2 2		2.5 2.5		2 2		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW \overline{PE} or \overline{SR} to CP	11 8.5		13.5 10.5		11.5 9.5		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW \overline{PE} or \overline{SR} to CP	2 0		2 0		2 0		
$t_s(\text{H})$ $t_s(\text{L})$	Setup Time, HIGH or LOW CEP or CET to CP	11 5		13 6		11.5 5		ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold Time, HIGH or LOW CEP or CET to CP	0 0		0 0		0 0		
$t_w(\text{H})$ $t_w(\text{L})$	Clock Pulse Width (Load) HIGH or LOW	5 5		5 5		5 5		ns
$t_w(\text{H})$ $t_w(\text{L})$	Clock Pulse Width (Count) HIGH or LOW	4 6		5 8		4 7		ns
$t_w(\text{L})$	MR Pulse Width, LOW (MC54/74F161A)	5		5		5		ns
t_{rec}	Recovery Time MR to CP (MC54/74F161A)	6		6		6		



*INCLUDES JIG AND PROBE CAPACITANCE

Figure 1. Test Load




Figure 3. Waveform for Non-Inverting Functions




Figure 4. Setup and Hold Times, Rising-edge Clock




Figure 2. Propagation Delays from Rising-edge Clock or Enable




Figure 5. Asynchronous Set, Reset, Parallel Load or Clear, Active Rising-edge Clock or Active-LOW Enable