

# DRAM

## MT4C16270

For the latest data sheet revisions, please refer to the Micron Web site: [www.micron.com/mti/msp/html/datasheet.html](http://www.micron.com/mti/msp/html/datasheet.html)

### FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply\*
- All inputs, outputs and clocks are TTL-compatible
- 512-cycle refresh in 8ms (9 row and 9 column addresses)
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN
- Extended Data-Out (EDO) PAGE MODE access
- BYTE WRITE and BYTE READ access cycles

### OPTIONS

### MARKING

- |                        |               |
|------------------------|---------------|
| • Package              | DJ            |
| Plastic SOJ (400 mil)  |               |
| • Timing               |               |
| 40ns access            | -4*           |
| 50ns access            | -5*           |
| 60ns access            | -6            |
| • Part Number Example: | MT4C16270DJ-4 |

NOTE: 1. The "#" symbol indicates signal is active LOW.

\*40ns and 50ns access specifications are limited to a Vcc range of ±5%.

### KEY TIMING PARAMETERS

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>CAS</sub>	t <sub>CP</sub>
-4	75ns	40ns	15ns	20ns	12ns	6ns	6ns
-5	100ns	50ns	20ns	25ns	15ns	8ns	8ns
-6	110ns	60ns	25ns	30ns	15ns	10ns	10ns

### GENERAL DESCRIPTION

The MT4C16270 is a randomly accessed, solid-state memory containing 4,194,304 bits organized in a x16 configuration. The MT4C16270 has both BYTE WRITE and WORD WRITE access cycles via two CAS# pins.

The MT4C16270 CAS# function and timing are determined by the first CAS# (CASL# or CASH#) to transition LOW and by the last to transition back HIGH. CASL# and CASH# function like CAS# in that either CASL# or


### PIN ASSIGNMENT (Top View)

#### 40-Pin SOJ

Vcc	1 •	40	Vss
DQ0	2	39	DQ15
DQ1	3	38	DQ14
DQ2	4	37	DQ13
DQ3	5	36	DQ12
Vcc	6	35	Vss
DQ4	7	34	DQ11
DQ5	8	33	DQ10
DQ6	9	32	DQ9
DQ7	10	31	DQ8
NC	11	30	NC
NC	12	29	CASL#
WE#	13	28	CASH#
RAS#	14	27	OE#
NC	15	26	A8
A0	16	25	A7
A1	17	24	A6
A2	18	23	A5
A3	19	22	A4
Vcc	20	21	Vss

CASH# will generate an internal CAS#. Using only one of the two signals results in a BYTE WRITE cycle. CASL# transitioning LOW selects a WRITE cycle for the lower byte (DQ0-DQ7), and CASH# transitioning LOW selects a WRITE cycle for the upper byte (DQ8-DQ15). BYTE READ cycles are achieved through CASL# or CASH# in the same manner.

## FUNCTIONAL BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION


Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered nine bits (A0 - A8) at a time. RAS# is used to latch the first nine bits and CAS#, the latter nine bits.

The CAS# control also determines whether the cycle will be a refresh cycle (RAS#-ONLY) or an active cycle (READ, WRITE or READ-WRITE) once RAS# goes LOW. The MT4C16270 has two CAS# controls: CASL# and CASH#.


The CASL# and CASH# inputs internally generate a CAS# signal that functions like the single CAS# input on other 256K x 16 DRAMs. The key difference is that each CAS# controls its corresponding DQ tristate logic (in conjunction with OE#, WE# and RAS#). CASL# controls DQ0-DQ7 and CASH# controls DQ8-DQ15.

The MT4C16270 CAS# function is determined by the first CAS# (CASL# or CASH#) transitioning LOW and the last transitioning back HIGH. The two CAS# controls give the MT4C16270 both BYTE READ and BYTE WRITE cycle capabilities. (See Figures 1 and 2.)

A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS# (CASL# or CASH#), whichever occurs last. An EARLY WRITE occurs when WE is taken LOW prior to either CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE falls after CAS# (CASL# or CASH#) is taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z, regardless of the state of OE#. During



**Figure 1**  
**WORD AND BYTE WRITE EXAMPLE**



**Figure 2**  
**WORD AND BYTE READ EXAMPLE**

## FUNCTIONAL DESCRIPTION (continued)

LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no WRITE will occur, and the data outputs will drive read data from the accessed location.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS# precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an EARLY WRITE on one byte and a LATE WRITE on the other byte are not allowed during the same cycle. However, an EARLY WRITE on one byte and a LATE WRITE on the other byte, after a CAS# precharge has been satisfied, are permissible.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by OE#, WE# and RAS#.


EDO-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The EDO-

PAGE-MODE cycle is always initiated with a row address strobed in by RAS#, followed by a column address strobed in by CAS#. Additional columns may be accessed by providing valid column addresses, strobing CAS# and holding RAS# LOW, thus executing faster memory cycles. Returning RAS# HIGH terminates the EDO-PAGE-MODE operation.

## BYTE ACCESS CYCLE

The BYTE WRITE cycle is determined by the use of CASL# and CASH#. Enabling CASL# selects a lower BYTE WRITE cycle (DQ0-DQ7), while enabling CASH# selects an upper BYTE WRITE cycle (DQ8-DQ15). Enabling both CASL# and CASH# selects a WORD WRITE cycle.

The MT4C16270 can be viewed as two 256K x 8 DRAMs that have common input controls. Figure 1 illustrates the BYTE WRITE and WORD WRITE cycles. The BYTE READ is accomplished in the same manner (see Figure 2).



**Figure 3**  
**OE# CONTROL OF DQs**


## EDO PAGE MODE

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. If CAS# goes HIGH, and OE# is LOW (active), the output buffers will be disabled. The MT4C16270 offers an accelerated page mode cycle by eliminating output disable from CAS# HIGH. This option is called EDO, and it allows CAS# precharge time ( $t_{CP}$ ) to occur without the output data going invalid (see READ and EDO-PAGE-MODE READ waveforms).

EDO operates like any DRAM READ or FAST-PAGE-MODE READ, except data is held valid after CAS# goes HIGH, as long as RAS# and OE# are held LOW and WE# is held HIGH. OE# can be brought LOW or HIGH while CAS# and RAS# are LOW, and the DQs will transition between valid data and High-Z. Using OE#, there are two methods to disable the outputs and keep them disabled during the CAS# HIGH time. The first method is to have OE# HIGH when CAS# transitions HIGH and keep OE# HIGH for  $t_{OEH}$ . This will tristate the DQs and they will remain tristate, regardless of OE#, until CAS# falls again. The second method is to have OE# LOW when CAS# transitions HIGH. Then OE# can pulse HIGH for a minimum of  $t_{OEP}$

anytime during the CAS# HIGH period and the DQs will tristate and remain tristate, regardless of OE#, until CAS# falls again. (Please refer to Figure 3 for further detail on the toggling OE# condition.) During other cycles, the outputs are disabled at  $t_{OFF}$  time after RAS# and CAS# are HIGH or at  $t_{WHZ}$  after WE# transitions LOW. The  $t_{OFF}$  time is referenced from the rising edge of RAS# or CAS#, whichever occurs last. WE# can also perform the function of turning off the output drivers under certain conditions, as shown in Figure 4.

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS# HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# REFRESH cycle (RAS#-ONLY, CBR or HIDDEN) so that all 512 combinations of RAS# addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.



DON'T CARE  
 UNDEFINED

**Figure 4  
WE# CONTROL OF DQs**

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Vss ..... -1V to +7V  
 Operating Temperature,  $T_A$  (ambient) ..... 0°C to +70°C  
 Storage Temperature (plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1.2W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS**

(Notes: 1, 6, 7) ( $V_{CC} = +5V \pm 10\%$ )\*\*

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	$V_{CC}^{**}$	4.5	5.5	V	
INPUT HIGH VOLTAGE: Valid Logic 1; All inputs	$V_{IH}$	2.4	$V_{CC} + 1$	V	
INPUT LOW VOLTAGE: Valid Logic 0; All inputs	$V_{IL}$	-1.0	0.8	V	
INPUT LEAKAGE CURRENT: Any input $0V \leq V_{IN} \leq V_{CC} + 1$ ; All other pins not under test = 0V	$I_I$	-2	2	$\mu A$	3
OUTPUT HIGH VOLTAGE: $I_{OUT} = -2.5mA$	$V_{OH}$	2.4	-	V	
OUTPUT LOW VOLTAGE: $I_{OUT} = 2.1mA$	$V_{OL}$	-	0.4	V	
OUTPUT LEAKAGE CURRENT: DQ is disabled; $0V \leq V_{OUT} \leq V_{CC}$	$I_{OZ}$	-10	10	$\mu A$	

\*\*40 and 50ns specifications are limited to a  $V_{CC}$  range of  $\pm 5\%$ .

### I<sub>cc</sub> OPERATING CONDITIONS AND MAXIMUM LIMITS

(Notes: 1, 6, 7) (V<sub>CC</sub> = +5V ±10%)\*\*

PARAMETER/CONDITIONS	SYMBOL	MAX			UNITS	NOTES
		-4	-5	-6		
STANDBY CURRENT: TTL (RAS# = CAS# = V <sub>IH</sub> )	I <sub>CC1</sub>	2	2	2	mA	
STANDBY CURRENT: CMOS (RAS# = CAS# = V <sub>CC</sub> - 0.2V)	I <sub>CC2</sub>	1	1	1	mA	23
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC3</sub>	205	195	185	mA	4, 38
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS# = V <sub>IL</sub> , CAS#, address cycling: t <sub>PC</sub> = t <sub>PC</sub> [MIN]; t <sub>CP</sub> , t <sub>ASC</sub> = 10ns)	I <sub>CC4</sub>	125	120	115	mA	4, 38
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC5</sub>	205	195	185	mA	4
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>CC6</sub>	180	170	160	mA	4, 5

\*\*40 and 50ns specifications are limited to a V<sub>CC</sub> range of ±5%.

## CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C <sub>I1</sub>	5	pF	2
Input Capacitance: RAS#, CASL#, CASH#, WE#, OE#	C <sub>I2</sub>	7	pF	2
Input/Output Capacitance: DQ	C <sub>IO</sub>	7	pF	2

## AC ELECTRICAL CHARACTERISTICS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V<sub>CC</sub> = +5V ±10%)\*

AC CHARACTERISTICS	SYMBOL	-4		-5		-6		NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	
Access time from column address	t <sub>AA</sub>		20		25		30	ns
Column-address setup to CAS# precharge during WRITE	t <sub>ACH</sub>	15		15		15		ns
Column-address hold time (referenced to RAS#)	t <sub>AR</sub>	30		40		40		ns
Column-address setup time	t <sub>ASC</sub>	0		0		0		ns 27
Row-address setup time	t <sub>ASR</sub>	0		0		0		ns
Column address to WE# delay time	t <sub>AWD</sub>	37		48		55		ns 19
Access time from CAS#	t <sub>CAC</sub>		12		15		15	ns 29
Column-address hold time	t <sub>CAH</sub>	7		8		10		ns 27
CAS# pulse width	t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns 35
CAS# hold time (CBR Refresh)	t <sub>CHR</sub>	10		10		10		ns 5, 28
Last CAS# going LOW to first CAS# returning HIGH	t <sub>CLCH</sub>	10		10		10		ns 30
CAS# to output in Low-Z	t <sub>CLZ</sub>	3		3		3		ns 29, 39
Data output hold after CAS# LOW	t <sub>COH</sub>	3		3		3		ns
CAS# precharge time	t <sub>CP</sub>	6		8		10		ns 14, 32
Access time from CAS# precharge	t <sub>CPA</sub>		25		28		35	ns 29
CAS# to RAS# precharge time	t <sub>CRP</sub>	5		5		5		ns 28
CAS# hold time	t <sub>CSH</sub>	37		40		45		ns 28
CAS# setup time (CBR Refresh)	t <sub>CSR</sub>	10		10		10		ns 5, 27
CAS# to WE# delay time	t <sub>CWD</sub>	30		35		40		ns 19, 27
WRITE command to CAS# lead time	t <sub>CWL</sub>	7		8		10		ns 24, 28
Data-in hold time	t <sub>DH</sub>	7		8		10		ns 20, 29
Data-in setup time	t <sub>DS</sub>	0		0		0		ns 20, 29
Output disable time	t <sub>OD</sub>	3	8	3	10	3	15	ns 26, 37, 39
Output enable time	t <sub>OE</sub>		12		15		15	ns 21
OE# hold time from WE# during READ-MODIFY-WRITE cycle	t <sub>OEH</sub>	6		10		15		ns 25
OE# HIGH hold time from CAS# HIGH	t <sub>OEHC</sub>	10		10		10		ns
OE# HIGH pulse width	t <sub>OEPE</sub>	10		10		10		ns
OE# LOW to CAS# HIGH setup time	t <sub>OES</sub>	5		5		5		ns
Output buffer turn-off delay from CAS# or RAS#	t <sub>OFF</sub>	3	15	3	15	3	15	ns 19, 26, 29, 39

\*40ns and 50ns specifications are limited to a V<sub>CC</sub> range of ±5%.

## AC ELECTRICAL CHARACTERISTICS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +5V ±10%)\*


AC CHARACTERISTICS	SYMBOL	-4		-5		-6		UNITS	NOTES
PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX		
OE# setup prior to RAS# during HIDDEN REFRESH cycle	t <sub>ORD</sub>	0		0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	t <sub>PC</sub>	15		20		25		ns	31
EDO-PAGE-MODE READ-WRITE cycle time	t <sub>PRWC</sub>	60		65		72		ns	31
Access time from RAS#	t <sub>RAC</sub>		40		50		60	ns	
RAS# to column-address delay time	t <sub>RAD</sub>	7		13		15		ns	16
Row address hold time	t <sub>RAH</sub>	7		10		10		ns	
RAS# pulse width	t <sub>RAS</sub>	40	10,000	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	t <sub>RASP</sub>	40	100,000	50	100,000	60	100,000	ns	
Random READ or WRITE cycle time	t <sub>RC</sub>	75		100		110		ns	
RAS# to CAS# delay time	t <sub>RCD</sub>	17		18		20		ns	15, 27
READ command hold time (referenced to CAS#)	t <sub>RCH</sub>	0		0		0		ns	17, 24, 28
READ command setup time	t <sub>RCS</sub>	0		0		0		ns	24, 27
Refresh period (512 cycles)	t <sub>REF</sub>		8		8		8	ms	
RAS# precharge time	t <sub>RP</sub>	25		30		35		ns	
RAS# to CAS# precharge time	t <sub>RPC</sub>	10		10		10		ns	
READ command hold time (referenced to RAS#)	t <sub>RRH</sub>	0		0		0		ns	17
RAS# hold time	t <sub>RSH</sub>	7		8		10		ns	36
READ-WRITE cycle time	t <sub>RWC</sub>	105		126		140		ns	
RAS# to WE# delay time	t <sub>RWD</sub>	60		69		85		ns	19
WRITE command to RAS# lead time	t <sub>RWL</sub>	7		8		10		ns	24
Transition time (rise or fall)	t <sub>T</sub>	2	50	2	50	2	50	ns	9, 10
WRITE command hold time	t <sub>WCH</sub>	7		8		10		ns	24, 36
WRITE command hold time (referenced to RAS#)	t <sub>WCR</sub>	30		40		40		ns	24
WRITE command setup time	t <sub>WCS</sub>	0		0		0		ns	19, 24, 27
Output disable delay from WE#	t <sub>WHZ</sub>	3	13	3	13	3	15	ns	
WRITE command pulse width	t <sub>WP</sub>	7		8		10		ns	24
WE# pulse widths to disable outputs	t <sub>WPZ</sub>	10		10		10		ns	
WE# hold time (CBR Refresh)	t <sub>WRH</sub>	10		10		10		ns	
WE# setup time (CBR Refresh)	t <sub>WRP</sub>	10		10		10		ns	

\*40ns and 50ns specifications are limited to a Vcc range of ±5%.

## NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. VCC = 5V; f = 1 MHz; TA = 25°C.
3. NC pins are assumed to be left floating and are not tested for leakage.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ TA ≤ 70°C) is ensured.
7. An initial pause of 100µs is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated anytime the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 2ns.
9. VIH (MIN) and Vil (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and Vil (or between Vil and VIH).
10. In addition to meeting the transition rate specification, all input signals must transit between VIH and Vil (or between Vil and VIH) in a monotonic manner.
11. If CAS# and RAS# = VIH, data output is High-Z.
12. If CAS# = Vil, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gate and 50pF; VOL = 0.8V and VOH = 2V.
14. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS# and RAS# must be pulsed HIGH for tCP.
15. The tRCD (MAX) limit is no longer specified. tRCD (MAX) was specified as a reference point only. If tRCD was greater than the specified tRCD (MAX) limit, then access time was controlled exclusively by tCAC [tRAC no longer applied]. With or without the tRCD (MAX) limit, tAA, tRAC and tCAC must always be met.
16. The tRAD (MAX) limit is no longer specified. tRAD (MAX) was specified as a reference point only. If tRAD was greater than the specified tRAD (MAX) limit, then access time was controlled exclusively by tAA [tRAC and tCAC no longer applied]. With or without the tRAD (MAX) limit, tAA, tRAC and tCAC must always be met.
17. Either tRCH or tRRH must be satisfied for a READ cycle.
18. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOL or VOL.
19. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS# and RAS# or OE# go back to VIH) is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW result in a LATE WRITE (OE#-controlled) cycle.
20. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
21. During a READ cycle, if OE# is LOW then taken HIGH before CAS# goes HIGH, Q goes open. If OE# is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.
23. All other inputs at Vcc -0.2V.
24. Write command is defined as WE# going LOW.
25. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS# remains LOW and OE# is taken back LOW after tOEH is met.
26. The DQs open during READ cycles once tOD or tOFF occur.
27. The first CAS#x edge to transition LOW.
28. The last CAS#x edge to transition HIGH.
29. Output parameter (DQx) is referenced to corresponding CAS# input, DQ0-DQ7 by CASL# and DQ8-DQ15 by CASH#.
30. Last falling CAS#x edge to first rising CAS#x edge.
31. Last rising CAS#x edge to next cycle's last rising CAS#x edge.
32. Last rising CAS#x edge to first falling CAS#x edge.
33. First DQs controlled by the first CAS#x to go LOW.
34. Last DQs controlled by the last CAS#x to go HIGH.
35. Each CAS#x must meet minimum pulse width.
36. Last CAS#x to go LOW.
37. All DQs controlled, regardless CASL# and CASH#.
38. Column address changed once each cycle.
39. The 3ns minimum is a parameter guaranteed by design.

### READ CYCLE




### TIMING PARAMETERS

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		20		25		30	ns
t <sub>AR</sub>	30		40		40		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		12		15		15	ns
t <sub>CAH</sub>	7		8		10		ns
t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CLZ</sub>	3		3		3		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	37		40		45		ns
t <sub>OD</sub>	3	8	3	10	3	15	ns
t <sub>OE</sub>		12		15		15	ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>OES</sub>		5		5		5	ns
t <sub>OFF</sub>	3	15	3	15	3	15	ns
t <sub>PAC</sub>		40		50		60	ns
t <sub>RAD</sub>	7		13		15		ns
t <sub>RAH</sub>	7		10		10		ns
t <sub>RAS</sub>	40	10,000	50	10,000	60	10,000	ns
t <sub>RC</sub>	75		100		110		ns
t <sub>RCD</sub>	17		18		20		ns
t <sub>RCH</sub>	0		0		0		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>RP</sub>	25		30		35		ns
t <sub>RRH</sub>	0		0		0		ns
t <sub>RSH</sub>	7		8		10		ns

**NOTE:** 1. t<sub>OFF</sub> is referenced from the rising edge of RAS# or CAS#, whichever occurs last.

### EARLY WRITE CYCLE




### TIMING PARAMETERS

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>ACH</sub>	15		15		15		ns
t <sub>AR</sub>	30		40		40		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAH</sub>	7		8		10		ns
t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	37		40		45		ns
t <sub>CWL</sub>	7		8		10		ns
t <sub>DH</sub>	7		8		10		ns
t <sub>DS</sub>	0		0		0		ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RAD</sub>	7		13		15		ns
t <sub>RAH</sub>	7		10		10		ns
t <sub>RAS</sub>	40	10,000	50	10,000	60	10,000	ns
t <sub>RC</sub>	75		100		110		ns
t <sub>RCD</sub>	17		18		20		ns
t <sub>RP</sub>	25		30		35		ns
t <sub>RSH</sub>	7		8		10		ns
t <sub>RWL</sub>	7		8		10		ns
t <sub>WCH</sub>	7		8		10		ns
t <sub>WCR</sub>	30		40		40		ns
t <sub>WCS</sub>	0		0		0		ns
t <sub>WP</sub>	7		8		10		ns

**READ-WRITE CYCLE**  
(LATE WRITE and READ-MODIFY-WRITE cycles)




**TIMING PARAMETERS**

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		20		25		30	ns
t <sub>ACH</sub>	15		15		15		ns
t <sub>AR</sub>	30		40		40		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>AWD</sub>	37		48		55		ns
t <sub>CAC</sub>		12		15		15	ns
t <sub>CAH</sub>	7		8		10		ns
t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CLZ</sub>	3		3		3		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	37		40		45		ns
t <sub>CWD</sub>	30		35		40		ns
t <sub>CWL</sub>	7		8		10		ns
t <sub>DH</sub>	7		8		10		ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>DS</sub>	0		0		0		ns
t <sub>OD</sub>	3	8	3	10	3	15	ns
t <sub>OE</sub>			12		15		ns
t <sub>OEH</sub>	6		10		15		ns
t <sub>RAC</sub>		40		50		60	ns
t <sub>RAD</sub>	7		13		15		ns
t <sub>RAH</sub>	7		10		10		ns
t <sub>RAS</sub>	40	10,000	50	10,000	60	10,000	ns
t <sub>RCD</sub>	17		18		20		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>RP</sub>	25		30		35		ns
t <sub>RSH</sub>	7		8		10		ns
t <sub>RWC</sub>	105		126		140		ns
t <sub>RWD</sub>	60		69		85		ns
t <sub>RWL</sub>	7		8		10		ns
t <sub>WP</sub>	7		8		10		ns

### EDO-PAGE-MODE READ CYCLE




### TIMING PARAMETERS

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		20		25		30	ns
t <sub>AR</sub>	30		40		40		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		12		15		15	ns
t <sub>CAH</sub>	7		8		10		ns
t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CLZ</sub>	3		3		3		ns
t <sub>COH</sub>	3		3		3		ns
t <sub>CP</sub>	6		8		10		ns
t <sub>CPA</sub>		25		28		35	ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	37		40		45		ns
t <sub>OD</sub>	3	8	3	10	3	15	ns
t <sub>OE</sub>		12		15		15	ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>OEH</sub>	10		10		10		ns
t <sub>OEP</sub>	10		10		10		ns
t <sub>OES</sub>	5		5		5		ns
t <sub>OFF</sub>	3	15	3	15	3	15	ns
t <sub>PC</sub>	15		20		25		ns
t <sub>RAC</sub>		40		50		60	ns
t <sub>RAD</sub>	7		13		15		ns
t <sub>RAH</sub>	7		10		10		ns
t <sub>RASP</sub>	40	100,000	50	100,000	60	100,000	ns
t <sub>RCD</sub>	17		18		20		ns
t <sub>RCH</sub>	0		0		0		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>RP</sub>	25		30		35		ns
t <sub>RRH</sub>	0		0		0		ns
t <sub>RSH</sub>	7		8		10		ns

**NOTE:** 1. t<sub>PC</sub> can be measured from falling edge of CAS# to falling edge of CAS#, or from rising edge of CAS# to rising edge of CAS#. Both measurements must meet the t<sub>PC</sub> specification.

### EDO-PAGE-MODE EARLY WRITE CYCLE




### TIMING PARAMETERS

	-4		-5		-6		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t <sub>ACH</sub>	15		15		15		ns
t <sub>AR</sub>	30		40		40		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAH</sub>	7		8		10		ns
t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CP</sub>	6		8		10		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	37		40		45		ns
t <sub>CWL</sub>	7		8		10		ns
t <sub>DH</sub>	7		8		10		ns
t <sub>DS</sub>	0		0		0		ns

	-4		-5		-6		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t <sub>PC</sub>	15		20		25		ns
t <sub>RAD</sub>	7		13		15		ns
t <sub>RAH</sub>	7		10		10		ns
t <sub>RASP</sub>	40	100,000	50	100,000	60	100,000	ns
t <sub>RCD</sub>	17		18		20		ns
t <sub>RP</sub>	25		30		35		ns
t <sub>RSH</sub>	7		8		10		ns
t <sub>RWL</sub>	7		8		10		ns
t <sub>WCH</sub>	7		8		10		ns
t <sub>WCR</sub>	30		40		40		ns
t <sub>WCS</sub>	0		0		0		ns
t <sub>WP</sub>	7		8		10		ns

**EDO-PAGE-MODE READ-WRITE CYCLE  
(LATE WRITE and READ-MODIFY-WRITE cycles)**



DON'T CARE  
 UNDEFINED


**TIMING PARAMETERS**

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		20		25		30	ns
t <sub>AR</sub>	30		40		40		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>AWD</sub>	37		48		55		ns
t <sub>CAC</sub>		12		15		15	ns
t <sub>CAH</sub>	7		8		10		ns
t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CLZ</sub>	3		3		3		ns
t <sub>CP</sub>	6		8		10		ns
t <sub>CPA</sub>		25		28		35	ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	37		40		45		ns
t <sub>CWD</sub>	30		35		40		ns
t <sub>CWL</sub>	7		8		10		ns
t <sub>DH</sub>	7		8		10		ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>DS</sub>	0		0		0		ns
t <sub>OD</sub>	3	8	3	10	3	15	ns
t <sub>OE</sub>		12		15		15	ns
t <sub>OEH</sub>	6		10		15		ns
t <sub>PC</sub>	15		20		25		ns
t <sub>PRWC</sub>	60		65		72		ns
t <sub>RAC</sub>		40		50		60	ns
t <sub>RAD</sub>	7		13		15		ns
t <sub>RAH</sub>	7		10		10		ns
t <sub>RASP</sub>	40	100,000	50	100,000	60	100,000	ns
t <sub>RCD</sub>	17		18		20		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>RP</sub>	25		30		35		ns
t <sub>RSH</sub>	7		8		10		ns
t <sub>RWD</sub>	60		69		85		ns
t <sub>RWL</sub>	7		8		10		ns
t <sub>WP</sub>	7		8		10		ns

**NOTE:** 1. t<sub>PC</sub> can be measured from falling edge to falling edge of CAS#, or from rising edge to rising edge of CAS#. Both measurements must meet the t<sub>PC</sub> specification.

**EDO-PAGE-MODE READ EARLY WRITE CYCLE  
(Psuedo READ-MODIFY-WRITE)**




  DON'T CARE  
  UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tAA		20		25		30	ns
tACH	15		15		15		ns
tAR	30		40		40		ns
tASC	0		0		0		ns
tASR	0		0		0		ns
tCAC		12		15		15	ns
tCAH	7		8		10		ns
tCAS	6	10,000	8	10,000	10	10,000	ns
tCOH	3		3		3		ns
tCP	6		8		10		ns
tCPA		25		28		35	ns
tCRP	5		5		5		ns
tCSH	37		40		45		ns
tDH	7		8		10		ns
tDS	0		0		0		ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tOE		12			15		15 ns
tPC	15		20		25		ns
tRAC		40			50		60 ns
tRAD	7		13		15		ns
tRAH	7		10		10		ns
tRASP	40	100,000	50	100,000	60	100,000	ns
tRCD	17		18		20		ns
tRCH	0		0		0		ns
tRCS	0		0		0		ns
tRP	25		30		35		ns
tRSH	7		8		10		ns
tWCH	7		8		10		ns
tWCS	0		0		0		ns
tWHZ	3	13	3	13	3	15	ns

**READ CYCLE**  
(with WE#-controlled disable)




**TIMING PARAMETERS**


SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		20		25		30	ns
t <sub>AR</sub>	30		40		40		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		12		15		15	ns
t <sub>CAH</sub>	7		8		10		ns
t <sub>CAS</sub>	6	10,000	8	10,000	10	10,000	ns
t <sub>CLZ</sub>	3		3		3		ns
t <sub>CP</sub>	6		8		10		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	37		40		45		ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>OD</sub>	3	8	3	10	3	15	ns
t <sub>OE</sub>				15		15	ns
t <sub>RAC</sub>		40		50		60	ns
t <sub>RAD</sub>	7		13			15	ns
t <sub>RAH</sub>	7		10			10	ns
t <sub>RCH</sub>	0		0			0	ns
t <sub>RCD</sub>	17		18			20	ns
t <sub>RCS</sub>	0		0			0	ns
t <sub>WHZ</sub>	3	13	3	13	3	15	ns
t <sub>WPZ</sub>	10		10		10		ns

**RAS#-ONLY REFRESH CYCLE  
(OE#, WE# = DON'T CARE)**



**CBR REFRESH CYCLE  
(Addresses; OE#, WE# = DON'T CARE)**



DON'T CARE


UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{ASR}$	0		0		0		ns
$t_{CHR}$	10		10		10		ns
$t_{CP}$	6		8		10		ns
$t_{CRP}$	5		5		5		ns
$t_{CSR}$	10		10		10		ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{RAH}$	7		10		10		ns
$t_{RAS}$	40	10,000	50	10,000	60	10,000	ns
$t_{RC}$	75		100		110		ns
$t_{RP}$	25		30		35		ns
$t_{RPC}$	10		10		10		ns

**HIDDEN REFRESH CYCLE<sup>24</sup>**  
(WE# = HIGH; OE# = LOW)



DON'T CARE  
 UNDEFINED


**TIMING PARAMETERS**

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tAA		20		25		30	ns
tAR	30		40		40		ns
tASC	0		0		0		ns
tASR	0		0		0		ns
tCAC		12		15		15	ns
tCAH	7		8		10		ns
tCHR	10		10		10		ns
tCLZ	3		3		3		ns
tCRP	5		5		5		ns
tOD	3	8	3	10	3	15	ns

SYMBOL	-4		-5		-6		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tOE				12		15	ns
tOFF	3	15	3	15	3	15	ns
tORD	0		0		0		ns
tRAC		40		50		60	ns
tRAD	7		13		15		ns
tRAH	7		10		10		ns
tRAS	40	10,000	50	10,000	60	10,000	ns
tRCD	17		18		20		ns
tRP	25		30		35		ns
tRSH	7		8		10		ns

**40-PIN PLASTIC SOJ (400 mil)**

**DA-5**



**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.  
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**MICRON**  
TECHNOLOGY, INC.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
 E-mail: [prodmktg@micron.com](mailto:prodmktg@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992