

WIDE DRAM

256K x 16 DRAM

**FAST-PAGE-MODE WITH
EXTENDED DATA-OUT**

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V $\pm 10\%$ power supply
- Low power, 3mW standby; 500mW active, typical
- All device pins are TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- Optional FAST-PAGE-MODE with EXTENDED DATA-OUT access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4C16271 only)

OPTIONS

- Timing

70ns access	-7
80ns access	-8

- Write Cycle Access

BYTE or WORD via $\overline{\text{CAS}}$ (nonmaskable)	16270
BYTE or WORD via $\overline{\text{CAS}}$ (maskable)	16271

- Packages

Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG
Plastic ZIP (475 mil)	Z

- Part Number Example: MT4C16270DJ-7

MARKING


GENERAL DESCRIPTION

The MT4C16270/1 are randomly accessed solid-state memories containing 4,194,304 bits organized in a x16 configuration. The MT4C16270 and MT4C16271 have both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins. The MT4C16271 is also able to perform WRITE-BIT accesses.


Both the MT4C16270 and MT4C16271 offer an accelerated FAST-PAGE-MODE cycle through a feature called EXTENDED DATA-OUT.

PIN ASSIGNMENT (Top View)


40-Pin SOJ (SDB-2)



40-Pin ZIP (SDA-2)



40-Pin TSOP (SDE-2)




The MT4CMT4C16270/1 $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and by the last to transition back HIGH. $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ function in an identical manner to $\overline{\text{CAS}}$ in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$. Use of only one of the two results in a BYTE WRITE cycle. $\overline{\text{CASL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects a WRITE

MICRON**MT4C16270/1**
256K x 16 WIDE DRAM

cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ in the same manner.

The MT4C16271 functions in the same manner as MT4C16270; it has NONPERSISTENT MASKED WRITE

cycle capabilities. This option allows the MT4C16271 to operate with either normal WRITE cycles or with NONPERSISTENT MASKED WRITE cycles.

FUNCTIONAL BLOCK DIAGRAM

PIN DESCRIPTIONS

SOJ PINS	TSOP PINS	ZIP PINS	SYMBOL	TYPE	DESCRIPTION
14	16	24	$\overline{\text{RAS}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to latch in the 9 row-address bits and strobe the $\overline{\text{WE}}$ and DQs on the MASKED WRITE option (MT4C16271 only).
28	30	38	$\overline{\text{CASH}}$	Input	Column-Address Strobe Upper Byte: $\overline{\text{CASH}}$ is the $\overline{\text{CAS}}$ control for DQ9 through DQ16. The DQs for the byte not being accessed will remain in a High-Z (high impedance) state during a WRITE access cycle.
27	29	37	$\overline{\text{OE}}$	Input	Output Enable: $\overline{\text{OE}}$ enables the output buffers when taken LOW during a READ access cycle. $\overline{\text{RAS}}$ and $\overline{\text{CASL}} / \overline{\text{CASH}}$ must be LOW and $\overline{\text{WE}}$ must be HIGH before $\overline{\text{OE}}$ will control the output buffers. Otherwise, the output buffers are in a High-Z state.
13	15	23	$\overline{\text{WE}}$	Input	Write Enable: $\overline{\text{WE}}$ controls DQ1 through DQ16 inputs. If $\overline{\text{WE}}$ is LOW, the access is a WRITE cycle. The MT4C16271 also uses $\overline{\text{WE}}$ to enable the mask register during RAS time.
29	31	39	$\overline{\text{CASL}}$	Input	Column-Address Strobe Low Byte: $\overline{\text{CASL}}$ is the $\overline{\text{CAS}}$ control for DQ1 through DQ8. The DQs for the byte not being accessed will remain in a High-Z state during a WRITE access cycle.
16-19, 22-26	18-21, 24-28	26-29, 32-36	A0-A8	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CASL}} / \overline{\text{CASH}}$ to select one 16-bit word (or 8-bit byte) out of the 256K available words.
2-5, 7-10, 31-34, 36-39	2-5, 7-10, 35-38, 40-43	12-15, 17-20, 1-4, 6-9	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITES can be performed by using $\overline{\text{CASL}} / \overline{\text{CASH}}$ to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM Location. The MT4C16270/1 allow for BYTE READ cycles.
11, 12, 15, 30	13, 14, 17, 32	21, 22, 25, 40	NC		No Connect: These pins should be either left unconnected or tied to ground.
1, 6, 20	1, 6, 22	11, 16, 30	Vcc	Supply	Power Supply: +5V \pm 10%
21, 35, 40	23, 39, 44	5, 10, 31	Vss	Supply	Ground

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter nine bits.

The $\overline{\text{CAS}}$ control also determines whether the cycle will be a refresh cycle ($\overline{\text{RAS}}$ -ONLY) or an active cycle (READ, WRITE or READ-WRITE) once $\overline{\text{RAS}}$ goes LOW. Both the MT4C16270 and MT4C16271 have two $\overline{\text{CAS}}$ controls, $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.

The $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ inputs internally generate a $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on the other 256K x 16 DRAMs. The key difference is that each $\overline{\text{CAS}}$ controls its corresponding DQ tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$ and $\overline{\text{RAS}}$). $\overline{\text{CASL}}$ controls DQ1 through DQ8 and $\overline{\text{CASH}}$ controls DQ9 through DQ16.

The MT4C16270/1 $\overline{\text{CAS}}$ function is determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last one to transition back HIGH. The two $\overline{\text{CAS}}$ controls give the MT4C16270/1 both byte READ and byte WRITE cycle capabilities.

A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. Taking $\overline{\text{WE}}$ LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ remain LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O and pin direction is controlled by $\overline{\text{OE}}$, $\overline{\text{WE}}$ and $\overline{\text{RAS}}$.

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled by holding $\overline{\text{RAS}}$ LOW and strobing in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST-PAGE-MODE operation.

EXTENDED DATA-OUT

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. If $\overline{\text{CAS}}$ goes HIGH, and $\overline{\text{OE}}$ is LOW (active), the output buffers will be disabled. The MT4C16270/1 offer an accelerated FAST-PAGE-MODE cycle by eliminating output disable from $\overline{\text{CAS}}$ HIGH. This option is called EXTENDED DATA-OUT

and it allows $\overline{\text{CAS}}$ precharge time (t_{CP}) to occur without the output data going invalid (see READ and FAST-PAGE-MODE READ waveforms).

EXTENDED DATA-OUT operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after $\overline{\text{CAS}}$ goes HIGH, as long as $\overline{\text{RAS}}$ is LOW. If the DQ outputs are wire OR'd, $\overline{\text{OE}}$ must be used to disable idle banks of DRAMs. During cycles other than PAGE-MODE READ, the outputs are disabled at 'OFF' time after $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are HIGH. The 'OFF' time is referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ -ONLY, CBR, or HIDDEN) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$. Enabling $\overline{\text{CASL}}$ will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling $\overline{\text{CASH}}$ will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ selects a WORD WRITE cycle.

The MT4C16270/1 can be viewed as two 256K x 8 DRAMs which have common input controls. Figure 1 illustrates the MT4C16270 BYTE WRITE and WORD WRITE cycles.

The MT4C16270/1 also has BYTE READ and WORD READ cycles, since it uses two $\overline{\text{CAS}}$ inputs to control its byte accesses. Figure 2 illustrates the MT4C16270 BYTE READ and WORD READ cycles.

MASKED WRITE ACCESS CYCLE (MT4C16271 only)

The MASKED WRITE mode control input selects normal WRITE access or MASKED WRITE access cycles. Every WRITE access cycle can be a MASKED WRITE, depending on the state of $\overline{\text{WE}}$ at $\overline{\text{RAS}}$ time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and $\overline{\text{WE}}$ is LOW at $\overline{\text{RAS}}$ time. The MT4C16270 does not have the MASKED WRITE cycle function.

The mask data present on the DQ1-DQ16 inputs at $\overline{\text{RAS}}$ time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port

and allows normal WRITE operations to proceed. At $\overline{\text{CAS}}$ time, the bits present on the DQ1-DQ16 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a NONPER-

SISTENT MASKED WRITE cycle is initiated, even if the previous cycle's mask was the same mask.

Figure 3 illustrates the MT4C16271 MASKED WRITE operation.




Figure 1
MT4C16270 WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C16270 WORD AND BYTE READ EXAMPLE




Figure 3
MT4C16271 MASKED WRITE EXAMPLE


MT4C16270/1
256K x 16 WIDE DRAM
TRUTH TABLE: MT4C16270/1

FUNCTION		RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES
							IR	IC		
Standby		H	H→X	H→X	X	X	X	X	High-Z	
READ: WORD		L	L	L	H	L	ROW	COL	Data-Out	
READ: LOWER BYTE		L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z	
READ: UPPER BYTE		L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data Out	
WRITE: WORD (EARLY-WRITE)		L	L	L	L	X	ROW	COL	Data-In	5
WRITE: LOWER BYTE (EARLY)		L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	5
WRITE: UPPER BYTE (EARLY)		L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	5
READ-WRITE		L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1, 5
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1, 5
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2, 5
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3, 5
RAS-ONLY REFRESH		L	H	H	X	X	ROW	n/a	High-Z	
CBR REFRESH		H→L	L	L	X	X	X	X	High-Z	4

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
 3. EARLY-WRITE only.
 4. Only one of the two CAS signals must be active (CASL or CASH).
 5. Data-in will be dependent on the mask provided (MT4C256K16E5 only). Refer to Figure 3.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t'RC = t'RC [MIN]$)	I _{CC3}	170	150	mA	3, 4, 41
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t'PC = t'PC [MIN]$; $t'CP$, $t'ASC = 10ns$)	I _{CC4}	110	100	mA	3, 4, 41
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$; $t'RC = t'RC [MIN]$)	I _{CC5}	170	150	mA	3, 5, 41
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t'RC = t'RC [MIN]$)	I _{CC6}	160	140	mA	3, 5


MT4C16270/1
256K x 16 WIDE DRAM

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{CASH}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t_{RC}	130		150		ns	
READ-WRITE cycle time	t_{RWC}	175		195		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	35		40		ns	34
FAST-PAGE-MODE READ-WRITE cycle time	t_{PRWC}	95		100		ns	34
Access time from $\overline{\text{RAS}}$	t_{RAC}		70		80	ns	14
Access time from $\overline{\text{CAS}}$	t_{CAC}		20		20	ns	15, 32
Output Enable time	t_{OE}		20		20	ns	23, 32
Access time from column-address	t_{AA}		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	t_{CPA}		40		45	ns	32
$\overline{\text{RAS}}$ pulse width	t_{RAS}	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (PAGE-MODE)	t_{RASP}	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	t_{RSH}	20		20		ns	39
$\overline{\text{RAS}}$ precharge time	t_{RP}	50		60		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	15	100,000	15	100,000	ns	38
$\overline{\text{CAS}}$ hold time	t_{CSH}	70		80		ns	31
$\overline{\text{CAS}}$ precharge time	t_{CPN}	10		10		ns	16, 35
$\overline{\text{CAS}}$ precharge time (PAGE-MODE)	t_{CP}	10		10		ns	35
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	50	20	60	ns	17, 30
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10		10		ns	31
Row-address setup time	t_{ASR}	0		0		ns	
Row-address hold time	t_{RAH}	10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	t_{RAD}	15	35	15	40	ns	18
Column-address setup time	t_{ASC}	0		0		ns	30
Column-address hold time	t_{CAH}	15		15		ns	30
Column-address hold time (referenced to $\overline{\text{RAS}}$)	t_{AR}	55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	t_{RAL}	35		40		ns	
Read command setup time	t_{RCS}	0		0		ns	26, 30
Read command hold time (referenced to $\overline{\text{CAS}}$)	t_{RCH}	0		0		ns	19, 26, 31
Read command hold time (referenced to $\overline{\text{RAS}}$)	t_{RRH}	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	3		3		ns	32, 42

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay from CAS or RAS	t_{OFF}	3	15	3	15	ns	20, 29, 32, 42
Output disable time	t_{OD}	3	15	3	15	ns	29, 40, 42
Write command setup time	t_{WCS}	0		0		ns	21, 26, 30
Write command hold time	t_{WCH}	10		10		ns	26, 39
Write command hold time (referenced to RAS)	t_{WCR}	55		60		ns	26
Write command pulse width	t_{WP}	10		10		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20		20		ns	26, 31
Data-in setup time	t_{DS}	0		0		ns	22, 32
Data-in hold time	t_{DH}	15		15		ns	22, 32
Data-in hold time (referenced to RAS)	t_{DHR}	55		60		ns	
RAS to $\overline{\text{WE}}$ delay time	t_{RWD}	95		105		ns	21
Column-address to $\overline{\text{WE}}$ delay time	t_{AWD}	60		65		ns	21
CAS to $\overline{\text{WE}}$ delay time	t_{CWD}	45		45		ns	21, 30
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8	ns	28
RAS to CAS precharge time	t_{RPC}	0		0		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	t_{CSR}	10		10		ns	5, 30
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	t_{CHR}	10		10		ns	5, 31
MASKED WRITE command to RAS setup time	t_{WRS}	0		0		ns	26, 27
$\overline{\text{WE}}$ hold time (MASKED WRITE)	t_{WRH}	15		15		ns	26
Mask data to RAS setup time	t_{MS}	0		0		ns	26, 27
Mask data to RAS hold time	t_{MH}	15		15		ns	26, 27
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	20		20		ns	28
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		ns	
Last $\overline{\text{CAS}}$ going LOW to first $\overline{\text{CAS}}$ returning HIGH	t_{CLCH}	10		10		ns	33
Data output hold after $\overline{\text{CAS}}$ LOW	t_{COH}	5		5		ns	


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $T = 5\text{ns}$.
9. $V_{IH}(\text{MIN})$ and $V_{IL}(\text{MAX})$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}}$ and $\overline{\text{RAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF , $V_{OL} = 0.8\text{V}$ and $V_{OH} = 2.0\text{V}$.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the t_{RAD} limit ensures that $t_{RCD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ or $\overline{\text{OE}}$ go back to V_{IH}) is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW result in a LATE-WRITE ($\overline{\text{OE}}$ -controlled) cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE-WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. All other inputs at $V_{CC} - 0.2\text{V}$.
26. Write command is defined as $\overline{\text{WE}}$ going LOW.
27. MT4C16271 only.
28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after t_{OE} is met.
29. The DQs open during READ cycles once t_{OD} or t_{OFF} occur.


NOTES (continued)

30. The first $\overline{\text{CAS}}_x$ edge to transition LOW.
31. The last $\overline{\text{CAS}}_x$ edge to transition HIGH.
32. Output parameter (DQ $_x$) is referenced to corresponding $\overline{\text{CAS}}$ input, DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
33. Last falling $\overline{\text{CAS}}_x$ edge to first rising $\overline{\text{CAS}}_x$ edge.
34. Last rising $\overline{\text{CAS}}_x$ edge to next cycle's last rising $\overline{\text{CAS}}_x$ edge.
35. Last rising $\overline{\text{CAS}}_x$ edge to first falling $\overline{\text{CAS}}_x$ edge.
36. First DQs controlled by the first $\overline{\text{CAS}}_x$ to go LOW.
37. Last DQs controlled by the last $\overline{\text{CAS}}_x$ to go HIGH.
38. Each $\overline{\text{CAS}}_x$ must meet minimum pulse width.
39. Last $\overline{\text{CAS}}_x$ to go LOW.
40. All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.
41. Column-address changed once while $\overline{\text{RAS}} = V_{\text{IL}}$ and $\overline{\text{CAS}} = V_{\text{IH}}$.
42. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY-WRITE CYCLE




- NOTE:** 1. Applies to MT4C16271 only. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are "don't care" for a normal WRITE (\overline{WE} HIGH at \overline{RAS} time). The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE (\overline{WE} LOW at \overline{RAS} time). \overline{WE} and DQ inputs on MT4C16270 is a "don't care" at \overline{RAS} time.
2. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE with EXTENDED DATA-OUT




- NOTE:**
1. Applies to MT4C16271 only. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are "don't care" for a normal WRITE (\overline{WE} HIGH at \overline{RAS} time). The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE (\overline{WE} LOW at \overline{RAS} time). \overline{WE} and DQ inputs on MT4C16270 is a "don't care" at \overline{RAS} time.
 2. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

FAST-PAGE-MODE EARLY-WRITE CYCLE



FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




 DON'T CARE

 UNDEFINED


NOTE: 1. Applies to MT4C16271 only. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at \overline{RAS} time). The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE (\overline{WE} LOW at \overline{RAS} time). WE and DQ inputs on MT4C16270 is a "don't care" at \overline{RAS} time.

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)





NOTE: 1. Do not drive data prior to High-Z; that is completion of t_{OFF} . t_{CPP} is equal to $t_{OFF} + t_{DS(MIN)}$ + guardband between data-out and driving new data-in.

RAS-ONLY REFRESH CYCLE
(ADDR = A0-A8, $\overline{\text{OE}}$; $\overline{\text{WE}}$ = DON'T CARE)



 DON'T CARE

 UNDEFINED

MICRON**MT4C16270/1**
256K x 16 WIDE DRAM**CBR REFRESH CYCLE**
(A0-A8; \overline{OE} = DON'T CARE)**HIDDEN REFRESH CYCLE**²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)**NOTE:** 1. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.