

# **WIDE DRAM**

# 256K x 16 DRAM

FAST-PAGE-MODE WITH EXTENDED DATA-OUT

#### **FEATURES**

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 500mW active, typical
- All device pins are TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: RAS-ONLY, CAS-BEFRORE-RAS (CBR) and HIDDEN
- Optional FAST-PAGE-MODE with EXTENDED DATA-OUT access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle

**OPTIONS** 

Timing

 NONPERSISTENT MASKED WRITE access cycle (MT4C16271 only)

MARKING

70ns access 80ns access	-7 -8
Write Cycle Access BYTE or WORD via CAS (nonmaskable)	16270
BYTE or WORD via CAS (maskable)	16271
Packages  Plackin SQL (400 mill)	DI
Plastic SOJ (400 mil) Plastic TSOP (400 mil)	DJ TG
Plastic ZIP (475 mil)	Z

• Part Number Example: MT4C16270DJ-7

#### GENERAL DESCRIPTION

The MT4C16270/1 are randomly accessed solid-state memories containing 4,194,304 bits organized in a x16 configuration. The MT4C16270 and MT4C16271 have both BYTE WRITE and WORD WRITE access cycles via two CAS pins. The MT4C16271 is also able to perform WRITE-PER-BIT accesses.

Both the MT4C16270 and MT4C16271 offer an accelerated FAST-PAGE-MODE cycle through a feature called EXTENDED DATA-OUT.

#### PIN ASSIGNMENT (Top View) 40-Pin SOJ 40-Pin ZIP (SDB-2) (SDA-2) 1 = 2 DQ10 40 J Vss 39 J DQ16 38 J DQ15 37 J DQ14 36 J DQ13 35 J Vss 34 J DQ12 Vcc D 1 DQ1 [ 2 DQ11 DQ2 [ 3 4 DQ12 Vss 6 DQ13 DQ4 [ 5 DQ14 7 8 DO15 Vcc d 6 DO16 9 DQ5 [] 7 10 Vss 33 DQ11 32 DQ10 DQ6 [ 8 Vcc 11 ::: DQ7 [ 9 12 DQ1 DQ2 13 31 DO9 30 NC 29 CASL 14 DQ3 16 Vcc NC E 12 DQ5 17 53 WE 0 13 28 J CASH == 18 DQ6 WE [ 13 RAS [] 14 NC [] 15 A0 [] 16 A1 [] 17 A2 [] 18 27 D OE DO7 19 ---26 AB : 20 DQ8 WE 23 22 NC 25 A7 NC 25 24 RAS 24 D A6 23 A5 A1 27 = 26 A0 22 D A4 A3 [ 19 Vcc (1 20 A3 29 ::: 412.30 Voc 40-Pin TSOP Vss 31 ::: 32 A4 A5 33 132 32 34 A6 (SDE-2) A7 35 111 36 A8 44 | UVss 43 | DQ16 42 | DQ15 41 | DQ14 OE 37 ::: 38 CASH Vcc□ 1 DQ1EE 2 DQ2EE 3 CASI 39 40 NC DQ3EE 4 40 DQ13 DQ4EE 5 VccIII 6 DQ5III 7 39 ⊞Vss 38 HDQ12 37 DQ11 36 DQ10 DQ60 8 DOZET 9 DQ8[II 10 35 DDQ9 32 DNC 31 DCASL 30 DCASH 29 DOE NCⅢ 13 NCⅢ 14 WE 15 27 HA7 26 HA6 25 HA5 24 HA4 23 HVss A0 18 A1 19 A2 🗆 20 АЗ□


The MT4CMT4C16270/1 CAS function and timing are determined by the first CAS (CASL or CASH) to transition LOW and by the last to transition back HIGH. CASL and CASH function in an identical manner to CAS in that either CASL or CASH will generate an internal CAS. Use of only one of the two results in a BYTE WRITE cycle. CASL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and CASH transitioning LOW selects a WRITE

cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through CASL or CASH in the same manner.

The MT4C16271 functions in the same manner as MT4C16270; it has NONPERSISTENT MASKED WRITE

cycle capabilities. This option allows the MT4C216271 to operate with either normal WRITE cycles or with NON-PERSISTENT MASKED WRITE cycles.

### **FUNCTIONAL BLOCK DIAGRAM**



### **PIN DESCRIPTIONS**

SOJ Pins	TSOP PINS	ZIP PINS	SYMBOL	TYPE	DESCRIPTION
14	16	24	RAS	Input	Row-Address Strobe: RAS is used to latch in the 9 row-address bits and strobe the WE and DQs on the MASKED WRITE option (MT4C16271only).
28	30	38	CASH	Input	Column-Address Strobe Upper Byte: CASH is the CAS control for DQ9 through DQ16. The DQs for the byte not being accessed will remain in a High-Z (high impedance) state during a WRITE access cycle.
27	29	37	ŌĒ	Input	Output Enable: OE enables the output buffers when taken LOW during a READ access cycle. RAS and CASL / CASH must be LOW and WE must be HIGH before OE will control the output buffers. Otherwise, the output buffers are in a High-Z state.
13	15	23	WE	Input	Write Enable: WE controls DQ1 through DQ16 inputs. If WE is LOW, the access is a WRITE cycle. The MT4C16271 also uses WE to enable the mask register during RAS time.
29	31	39	CASE	Input	Column-Address Strobe Low Byte: CASL is the CAS control for DQ1 through DQ8. The DQs for the byte not being accessed will remain in a High-Z state during a WRITE access cycle.
16-19, 22-26	18-21, 24-28	26-29, 32-36	A0-A8	Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CASL / CASH to select one 16-bit word (or 8-bit byte) out of the 256K available words.
2-5, 7-10, 31-34, 36-39	2-5, 7-10, 35-38, 40-43	12-15, 17-20, 1-4, 6-9	DQ1-DQ16	Input/ Output	Data I/O: For WRITE cycles, DQ1-DQ16 act as inputs to the addressed DRAM location. BYTE WRITEs can be performed by using CASL / CASH to select the byte to be written. For READ access cycles, DQ1-DQ16 act as outputs for the addressed DRAM Location. The MT4C16270/1 allow for BYTE READ cycles.
11, 12, 15, 30	13, 14, 17, 32	21, 22, 25, 40	NC		No Connect: These pins should be either left unconnected or tied to ground.
1, 6, 20	1, 6, 22	11, 16, 30	Vcc	Supply	
21, 35, 40	23, 39, 44	5, 10, 31	Vss	Supply	Ground

#### **FUNCTIONAL DESCRIPTION**

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. RAS is used to latch the first 9 bits and CAS the latter nine bits.

The CAS control also determines whether the cycle will be a refresh cycle (RAS-ONLY) or an active cycle (READ, WRITE or READ-WRITE) once RAS goes LOW. Both the MT4C16270 and MT4C16271 have two CAS controls.  $\overline{CASL}$  and  $\overline{CASH}$ .

The CASL and CASH inputs internally generate a CAS signal functioning in an identical manner to the single CAS input on the other 256K x 16 DRAMs. The key difference is that each  $\overline{CAS}$  controls its corresponding DQ tristate logic (in conjunction with OE and WE and RAS). CASL controls DQ1 through DQ8 and CASH controls DQ9 through

The MT4C16270/1 CAS function is determined by the first CAS (CASL or CASH) to transition LOW and the last one to transition back HIGH. The two CAS controls give the MT4C16270/1 both byte READ and byte WRITE cycle capabilities.

A logic HIGH on  $\overline{\text{WE}}$  dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WE LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High- Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data reaches the output pins, dataout (Q) is activated and retains the selected cell data as long as  $\overline{CAS}$  and  $\overline{OE}$  remain LOW (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late WE pulse results in a READ-WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O and pin direction is controlled by  $\overline{OE}$ ,  $\overline{WE}$  and  $\overline{RAS}$ .

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobedin by CAS. CAS may be toggled by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST-PAGE-MODE operation.

#### **EXTENDED DATA-OUT**

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of CAS. If CAS goes HIGH, and OE is LOW (active), the output buffers will be disabled. The MT4C16270/1 offer an accelerated FAST-PAGE-MODE cycle by eliminating output disable from CAS HIGH. This option is called EXTENDED DATA-OUT

and it allows CAS precharge time (tCP) to occur without the output data going invalid (see READ and FAST-PAGE-MODE READ waveforms).

EXTENDED DATA-OUT operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after CAS goes HIGH, as long as RAS is LOW. If the DQ outputs are wire OR'd, OE must be used to disable idle banks of DRAMs. During cycles other than PAGE-MODE READ, the outputs are disabled at OFF time after RAS and CAS are HIGH. The tOFF time is referenced from the rising edge of RAS or CAS, whichever occurs last.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR, or HIDDEN) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

#### BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of CASL and CASH. Enabling CASL will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling CASH will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both  $\overline{CASL}$  and  $\overline{CASH}$  selects a WORD WRITE cycle.

The MT4C16270/1 can be viewed as two 256K x 8 DRAMS which have common input controls. Figure 1 illustrates the MT4C16270 BYTE WRITE and WORD WRITE cycles.

The MT4C16270/1 also has BYTE READ and WORD READ cycles, since it uses two CAS inputs to control its byte accesses. Figure 2 illustrates the MT4C16270 BYTE READ and WORD READ cycles.

#### MASKED WRITE ACCESS CYCLE (MT4C16271 only)

The MASKED WRITE mode control input selects normal WRITE access or MASKED WRITE access cycles. Every WRITE access cycle can be a MASKED WRITE, depending on the state of WE at RAS time. A MASKED WRITE is selected when mask data is supplied on the DQ pins and  $\overline{\text{WE}}$  is LOW at  $\overline{\text{RAS}}$  time. The MT4C216270 does not have the MASKED WRITE cycle function.

The mask data present on the DQ1-DQ16 inputs at RAS time will be written to an internal bit mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the following WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port

■ WIDE DRAM

and allows normal WRITE operations to proceed. At  $\overline{CAS}$  time, the bits present on the DQ1-DQ16 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

New mask data must be supplied each time a NONPER-

SISTENT MASKED WRITE cycle is initiated, even if the previous cycle's mask was the same mask.

Figure 3 illustrates the MT4C16271 MASKED WRITE operation.




Figure 1
MT4C16270 WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C16270 WORD AND BYTE READ EXAMPLE






Figure 3
MT4C16271 MASKED WRITE EXAMPLE

# TRUTH TABLE: MT4C16270/1

FUNCTION							ADDR	ESSES		
		RAS	CASL	CASH	WE	0E	t <sub>R</sub>	tC	DQs	NOTES
Standby	<u>-</u>	Н	H→X	H→X	Х	Х	X	Х	High-Z	
READ: WORD		L	L	L	Н	L	ROW	COL	Data-Out	
READ: LOWER	BYTE	L	L	Н	Н	Ĺ	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z	
READ: UPPER	BYTE	L	Н	L	Н	L.	ROW	COL	Lower Byte, High-Z Upper Byte, Data Out	
WRITE: WORL		L	L	L	L	Х	ROW	COL	Data-In	5
WRITE: LOWE BYTE (EARLY)		L	١	Н	L	Х	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	5
WRITE: UPPE BYTE (EARLY)		L	Н	L	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	5
READ-WRITE		L	L	Ĺ	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5
PAGE-MODE	1st Cycle	L	H→L	H→L	Н	L	ROW	COL	Data-Out	2
READ	2nd Cycle	L	H→L	H→L	Н	L	n/a	COL	Data-Out	2
PAGE-MODE	1st Cycle	L	H→L	H→L	L	Х	ROW	COL	Data-In	1, 5
WRITE	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1, 5
PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2, 5
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2, 5
HIDDEN	READ	L→H→L	L	L	Н	L	ROW	COL	Data-Out	2
REFRESH	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3, 5
RAS-ONLY RE	FRESH	L	Н	Н	X	Х	ROW	n/a	High-Z	
CBR REFRESH	1	H→L	L	L	X	X	X	Х	High-Z	4

#### NOTE:

- 1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
- 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
- 3. EARLY-WRITE only.
- 4. Only one of the two CAS signals must be active (CASL or CASH).
- 5. Data-in will be dependent on the mask provided (MT4C256K16E5 only). Refer to Figure 3.

# MICHON

# MT4C16270/1 256K x 16 WIDE DRAM

#### **ABSOLUTE MAXIMUM RATINGS\***

 \*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C; Vcc = 5V  $\pm$ 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ Vın ≤ Vcc (All other pins not under test = 0V)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Io∪т = -5mA)	Vон	2.4		٧	
Output Low Voltage (IouT = 4.2mA)	<b>V</b> OL		0.4	V	

		M/	AX	]	
PARAMETER/CONDITION	SYMBOL	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = Vih)	lcc1	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	lcc2	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	Іссз	170	150	mA	3, 4, 41
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: <sup>t</sup> PC = <sup>t</sup> PC [MIN]; <sup>t</sup> CP, <sup>t</sup> ASC = 10ns)	ICC4	110	100	mA	3, 4, 41
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=ViH: RC = RC [MIN])	Iccs	170	150	mA	3, 5, 41
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	Icc6	160	140	mA	3, 5

MT4C16270/1 256K x 16 WIDE DRAM

# CAr... (Note: 2) **CAPACITANCE**

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C <sub>I1</sub>	5	pF	2
Input Capacitance: RAS, CASL,CASH, WE, OE	C <sub>12</sub>	7	pF	2
Input/Output Capacitance: DQ	Cio	7	pF	2

# **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C; Vcc = 5V  $\pm$ 10%)

AC CHARACTERISTICS			-7		-8		
PARAMETER	SYM	MIN	MAX	MiN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	tRC	130	<u> </u>	150	1	ns	
READ-WRITE cycle time	<sup>t</sup> RWC	175		195		ns	
FAST-PAGE-MODE READ or WRITE	tPC	35		40		ns	34
cycle time							
FAST-PAGE-MODE READ-WRITE	tPRWC	95		100		ns	34
cycle time							
Access time from RAS	†RAC		70		80	ns	14
Access time from CAS	†CAC		20		20	ns	15, 32
Output Enable time	¹0E		20		20	ns	23, 32
Access time from column-address	t <sub>AA</sub>		35		40	ns	
Access time from CAS precharge	<sup>t</sup> CPA		40		45	ns	32
RAS pulse width	†RAS	70	100,000	80	100,000	ns	
RAS pulse width (PAGE-MODE)	†RASP	70	100,000	80	100,000	ns	
RAS hold time	tRSH	20	1 1	20		ns	39
RAS precharge time	tRP	50		60		ns	
CAS pulse width	†CAS	15	100,000	15	100,000	ns	38
CAS hold time	<sup>†</sup> CSH	70	<del>                                     </del>	80		ns	31
CAS precharge time	<sup>t</sup> CPN	10		10	<del>                                     </del>	ns	16, 35
CAS precharge time (PAGE-MODE)	<sup>t</sup> CP	10	T	10	<u> </u>	ns	35
RAS to CAS delay time	tRCD	20	50	20	60	ns	17, 30
CAS to RAS precharge time	tCRP	10		10		ns	31
Row-address setup time	tASR	0		0		ns	
Row-address hold time	tRAH	10	<u> </u>	10		ns	
RAS to column-	tRAD	15	35	15	40	ns	18
address delay time			1			·	
Column-address setup time	†ASC	0		0		ns	30
Column-address hold time	¹CAH	15	†·	15		ns	30
Column-address hold time	t <sub>A</sub> R	55		60	+	ns	
(referenced to RAS)							
Column-address to	†RAL	35	+ - +	40		ns	
RAS lead time						-	
Read command setup time	tRCS	0	<del>                                     </del>	0		ns	26, 30
Read command hold time	†RCH	0		0	†··	ns	19, 26, 31
(referenced to CAS)							' '
Read command hold time	†RRH	0		0		ns	19
(referenced to RAS)					1		
CAS to output in Low-Z	t <sub>CLZ</sub>	3		3		ns	32, 42



# MT4C16270/1 256K x 16 WIDE DRAM

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}C \le T_{A} \le +70^{\circ}C$ ;  $Vcc = 5V \pm 10\%$ )

AC CHARACTERISTICS			-7		-8	UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Output buffer turn-off delay from CAS or RAS	¹OFF	3	15	3	15	ns	20, 29, 32, 42
Output disable time	tOD	3	15	3	15	ns	29, 40, 42
Write command setup time	twcs	0		0		ns	21, 26, 30
Write command hold time	tWCH	10		10		ns	26, 39
Write command hold time (referenced to RAS)	tWCR	55		60		ns	26
Write command pulse width	tWP	10		10		ns	26
Write command to RAS lead time	tRWL	20		20		ns	26
Write command to CAS lead time	<sup>t</sup> CWL	20		20		ns	26, 31
Data-in setup time	t <sub>DS</sub>	0		0		ns	22, 32
Data-in hold time	tDH	15		15		ns	22, 32
Data-in hold time (referenced to RAS)	<sup>t</sup> DHR	55		60		ns	
RAS to WE delay time	<sup>1</sup> RWD	95		105		ns	21
Column-address to WE delay time	<sup>t</sup> AWD	60		65		ns	21
CAS to WE delay time	1CMD	45		45		ns	21, 30
Transition time (rise or fall)	ţΤ	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	¹REF		8		8	ns	28
RAS to CAS precharge time	<sup>t</sup> RPC	0		0		ns	
CAS setup time (CBR REFRESH)	<sup>†</sup> CSR	10		10		ns	5, 30
CAS hold time (CBR REFRESH)	tCHR	10		10		ns	5, 31
MASKED WRITE command to RAS setup time	†WRS	0		0		ns	26, 27
WE hold time (MASKED WRITE)	†WRH	15		15		ns	26
Mask data to RAS setup time	tMS	0		0	İ	ns	26, 27
Mask data to RAS hold time	tMH	15		15		ns	26, 27
OE hold time from WE during READ-MODIFY-WRITE cycle	†OEH	20		20		ns	28
OE setup prior to RAS during HIDDEN REFRESH cycle	<sup>t</sup> ORD	0		0		ns	
Last CAS going LOW to first CAS returning HIGH	<sup>†</sup> CLCH	10		10		ns	33
Data output hold after CAS LOW	tCOH	5		5		ns	

# MT4C16270/1 **256K x 16 WIDE DRAM**

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VCC =  $5V \pm 10\%$ ; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C) is assured.
  - An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 8. AC characteristics assume <sup>t</sup>T = 5ns.
- 9. Vih (MIN) and Vil (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and ViH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If  $\overline{CAS}$  and  $\overline{RAS} = V_{IH}$ , data output is High-Z.
- 12. If  $\overline{CAS} = Vil$ , data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to two TTL gates and 100pF, Vol = 0.8V and Voh = 2.0V.
- 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD$  (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS and RAS must be pulsed HIGH for tCPN.
- 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 18. Operation within the <sup>t</sup>RAD limit ensures that <sup>t</sup>RCD (MAX) can be met. tRAD (MAX) is specified as a

- reference point only; if tRAD is greater than the specified <sup>†</sup>RAD (MAX) limit, access time is controlled exclusively by tAA.
- 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
- 20. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If  ${}^{t}WCS \ge {}^{t}WCS$  (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  ${}^{t}RWD \ge {}^{t}RWD$  (MIN),  ${}^{t}AWD \ge {}^{t}AWD$ (MIN) and  ${}^{t}CWD \ge {}^{t}CWD$  (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS and RAS or OE go back to Viн) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE-WRITE (OE-controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and  $\overline{WE}$  leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, a LATE-WRITE or READ-MODIFY-WRITE operation is not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$  and  $\overline{OE} =$ HIGH.
- 25. All other inputs at Vcc -0.2V.
- Write command is defined as WE going LOW.
- 27. MT4C16271 only.
- 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after tOEH is met.
- 29. The DQs open during READ cycles once <sup>t</sup>OD or <sup>t</sup>OFF occur.

# MICHON


# MT4C16270/1 256K x 16 WIDE DRAM

#### **NOTES** (continued)


- 30. The first CASx edge to transition LOW.
- 31. The last CASx edge to transition HIGH.
- 32. Output parameter (DQx) is referenced to corresponding CAS input, DQ1-DQ8 by CASL and DQ9-DQ16 by CASH.
- 33. Last falling  $\overline{CASx}$  edge to first rising  $\overline{CASx}$  edge.
- 34. Last rising CASx edge to next cycle's last rising CASx edge.
- 35. Last rising  $\overline{CASx}$  edge to first falling  $\overline{CASx}$  edge.

- 36. First DQs controlled by the first  $\overline{CAS}x$  to go LOW.
- 37. Last DQs controlled by the last CASx to go HIGH.
- 38. Each CASx must meet minimum pulse width.
- 39. Last CASx to go LOW.
- 40. All DQs controlled, regardless CASL and CASH.
- 41. Column-address changed once while  $\overline{RAS}$  = VIL and  $\overline{CAS}$  = VIH.
- 42. The 3ns minimum is a parameter guaranteed by design.

## **READ CYCLE**



#### **EARLY-WRITE CYCLE**




NOTE:


- Applies to MT4C16271 only. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WE and DQ inputs on MT4C16270 is a "don't care" at RAS time.
- 2. tOFF is referenced from the rising edge of RAS or CAS, whichever occurs last.



# READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




### **FAST-PAGE-MODE READ CYCLE with EXTENDED DATA-OUT**




NOTE:

- Applies to MT4C16271 only. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WE and DQ inputs on MT4C16270 is a "don't care" at RAS time.
- 2. OFF is referenced from the rising edge of RAS or CAS, whichever occurs last.

### **FAST-PAGE-MODE EARLY-WRITE CYCLE**




# FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



NOTE: 1. Applies to MT4C16271 only. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE (WE LOW at RAS time). WE and DQ inputs on MT4C16270 is a "don't care" at RAS time.




## **FAST-PAGE-MODE READ-EARLY-WRITE CYCLE** (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to High-Z; that is completion of <sup>t</sup>OFF, <sup>t</sup>CPP is equal to <sup>t</sup>OFF + <sup>t</sup>DS(MIN) + guardband between data-out and driving new data-in.

# **RAS-ONLY REFRESH CYCLE** (ADDR = A0-A8, OE; WE = DON'T CARE)




# CBR REFRESH CYCLE (A0-A8; OE = DON'T CARE)



# HIDDEN REFRESH CYCLE 24

 $(\overline{WE} = HIGH; \overline{OE} = LOW)$ 



NOTE: 1. OFF is referenced from the rising edge of RAS or CAS, whichever occurs last.