

4,194,304 bit CMOS High Speed Static RAM

Features

Fast Access times of 85/100/120 ns.

JEDEC 68 J leaded Ceramic Surface Mount Package.

User Configurable as 8 / 16 / 32 bit wide.

Operating Power 90 / 180 / 300 mW (typ).

Low Power Standby 40 µW (typ) -L version.


3.0V Battery Back-up Capability

TTL Compatible Inputs and Outputs

Completely Static Operation

May be processed to non-compliant MIL-STD-883

Block Diagram





128K x 8 SRAM Module

PUMA 67S4000-85/10/12

Issue 1.0 : January 1993

ADVANCE PRODUCT INFORMATION





ISSUE 1.0 : JANUARY 1993 PUMA 6754000-85/10/12

Absolute Maximum Ratings (1)		
Voltage on any pin relative to V _{ss} (2) Power Dissipation	V _τ -0.5V to +7 V P _τ 4 W	
Storage Temperature	T _{ste} -55 to +125 °C	

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the conditions above for extended periods may affect device reliability.

(2) Pulse width: - 3.0V for less than 30ns.

Recommended Operating Conditions									
		min	typ	max	Units				
Supply Voltage	V _∞	4.5	5.0	5.5	V				
Input High Voltage	V _{IH}	2.2	-	$V_{\infty}+0.3$	V				
Input Low Voltage	V'	-0.3 ⁽¹⁾	-	8.0	V				
Operating Temperature	Τ̈́,	0	-	70	°C				
. •	Tî,	-40	-	85	°C (67S4000I)				
	т."	-55	-	125	°C (67S4000M.67S4000MB)				

Note: (1) $V_{\text{\tiny NL}}$ can be -3.0V pulse of less than 30ns.

Parameter		ymbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
Input Leakage Current		lus	V _{IN} = 0V to V _{CC}	-	-	2	μА
Output Leakage Current	32 bit	ľ	$\overline{CS}^{(2)} = V_{HI} \text{ or } \overline{OE} = V_{HI} V_{HO} = 0V \text{ to } V_{CC}$	-	-	8	μΑ
Operating Supply Current	32 bit	l _{CC32}	$\overline{CS}^{(2)} = V_{ii}, I_{iij} = 0mA, V_{ii} \ge V_{iij} \ge V_{iij}$	<u> -</u>	60	180	mΑ
Average Supply Current	32 bit	1 _{CC32}	$\overline{CS}^{(2)} = V_{ii}$, Minimum cycle, $I_{iij} = 0$ mA	-	180	320	mΑ
	16 bit	I _{CC16}	As above	-	90	160	mΑ
	8 bit	Iccs	As above	. •	45	80	mΑ
Standby Supply Current TT	L levels	l _{se}	CS(2) = V	-	4	12	mΑ
СМО	S levels	1 ₅₈₁	$\overline{CS}^{(2)} \ge V_{\infty}^{-0.2V}, 0.2V \ge V_{N} \ge V_{\infty}^{-0.2V}$	-	0.08	8	mΑ
	L-Part	I _{SB2}	$\overline{CS}^{(2)} \ge V_{CC}$ -0.2V, 0.2V $\ge V_{NL} \ge V_{CC}$ -0.2V	-	8	400	μΑ
Output Voltage Low		Vac	l _{oL} =2.1mA	-	-	0.4	V
Output Voltage High		V _{OH}	l _{or} =-1.0mA	2.4	-	-	٧

Notes: (1) Typical values are at V_{cc} =5.0V, T_{A} =25°C and specified loading.

(2) CS above is accessed through CS1-4 These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Capacitance (V _{cc} =5V±10%,T _A =25°C)								
Parameter		Symbol	Test Condition	typ	max	Unit		
Input Capacitance	Address, OE, WE CS1-4	C _{IN1}	V _{IN} =0V V _{IN} =0V	-	32 8	pF pF		
I/O Capacitance:	D0-D31	Cko	V _{vo} =0V	-	32	pF		

est Conditions	Output Load
*PUMA module tested in 32bit mode. *Input pulse levels: 0.0V to 3.0V *Input rise and fall times: 5 ns	I/O Pin 186Ω 1.76 V
*Input and Output timing reference levels: 1.5V *V_=5V±10%	30 pF* * Including scope and jig

Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 67S4000

Mode	<u>cs</u>	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	se, se1	High Z	-
Read	0	0	1	l∞	D _{out}	Read Cycle
Write	0	1	0	l _{cc}	D _{IN}	Write Cycle No.1
Write	0	0	0	I _∞	D _{IN}	Write Cycle No.2

 $1 = V_{H}$ $0 = V_{IL}$ $X = V_{IL} \text{ or } V_{H}$


Note: $\overline{\text{CS}}$ is accessed through $\overline{\text{CS1-4}}$. For correct operation, $\overline{\text{CS1-4}}$ must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation.

Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle

		<i>85</i>		10		12				
Parameter	Symbol	min	max	min	max	min	max	Units	Notes	
Read Cycle Time	t _{ec}	85	-	100	-	120	-	ns		
Address Access Time	t	-	85	-	100	-	120	ns		
Chip Select Access Time	t _{co}	-	85	-	100	-	120	ns		
Output Enable to Output Valid	t _{oe}	-	40	-	50	-	60	ns		
Output Hold from Address Change	t _{oH}	10	-	15	-	15	-	ns		
Chip Selection to Output in Low Z	t _{ız}	10	-	10	-	10	-	ns	3	
Output Enable to Output in Low Z	toz	5	-	5	-	5	-	ns	3	
Chip Deselection to Output in High 2		0	30	0	35	0	45	ns	3	
Output Disable to Output in High Z $_{\scriptscriptstyle \perp}$, 0	30	0	35	0	45	ns	3	

Read Cycle Timing Waveform (1,2)




Notes (1) WE is High for Read Cycle.


- (2) Address valid prior to or coincident with CS transition Low.
- (3) t_{kz} and t_{okz} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are not tested but guaranteed by design.

			35	1	0		2		
Parameter	Symbol	min	max	min .	max	min	max	Units	Notes
Write Cycle Time	t _{wc}	85	-	100	-	120		ns	
Chip Selection to End of Write	t _{cw}	75	-	90	-	100	-	ns	
Address Valid to End of Write	t _{AW}	75	-	90	-	100	-	ns	
Address Setup Time	t _{AS}	0	-	0	-	0	-	ns	
Write Pulse Width	t _{wp}	65	-	75	-	90	-	ns	
Write Recovery Time	t _{wa}	5	-	5	-	10	-	ns	
Write to Output in High Z	t _{whz}	0	30	0	35	0	40	ns	9
Data to Write Time Overlap	t _{pw}	35	-	40	-	50	-	ns	
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	ns	
Output Active from End of Write	tow	10	-	10	-	10	-	ns	

Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform




AC Characteristics Notes


- (1) A write occurs during the overlap (twe) of a low CS and a low WE.
- (2) t_{wa} is measured from the earlier of CS or WE going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. $(\overline{OE}=V_*)$
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{w-z} is defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. This parameter is not tested but guaranteed by design.

Parameter	Symbol	Test Condition	min	<i>typ</i> ⁽²⁾	max	Unit
V _∞ for Data Retention	V _{DR}	<u>CS1-4</u> ≥V _∞ -0.2V	2.0	-		٧
Data Retention Current	CCDR	V _{cc} =3.0V, CS1-4 ≥2.8V, 0.2V≥V _{ix} ≥2.8V	-	4	1200	μΑ
CS high to Data Retention Time	t _{con}	See Retention Waveform	0	-	-	ns
Operation Recovery Time	t _R	See Retention Waveform	5	-	-	ms

Low V_{cc} Data Retention Timing Waveform



Ordering Information



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

