



Integrated Device Technology, Inc.

## HIGH-SPEED BiCMOS MEMORY DRIVERS

ADVANCE INFORMATION  
IDT54/74FBT2240  
IDT54/74FBT2240A  
IDT54/74FBT2240C

### FEATURES:

- IDT54/74FBT2240 equivalent to the 54/74BCT2240
- **IDT54/74FBT2240A 25% faster than the 2240**
- **IDT54/74FBT2240C 10% faster than the 2240A**
- $25\Omega$  output resistors reduce overshoot and undershoot when driving MOS RAMs
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- $\pm 10\%$  power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


### DESCRIPTION:

The FBT series of BiCMOS Memory Drivers is built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT2240 series are octal buffers/line drivers where each output is terminated with a  $25\Omega$  series resistor.

The FBT series of bus interface devices are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection. This higher output level in the high state will result in a significant reduction in overall system power dissipation.

### FUNCTIONAL BLOCK DIAGRAM




2642 d/w 01

### PIN CONFIGURATIONS

OE <sub>A</sub>	1	20	V <sub>CC</sub>
DA <sub>0</sub>	2	19	OE <sub>B</sub>
OB <sub>0</sub>	3	18	OA <sub>0</sub>
DA <sub>1</sub>	4	P20-1	D20-1
OB <sub>1</sub>	5	D20-1	SO20-2
DA <sub>2</sub>	6	&	OA <sub>1</sub>
OB <sub>2</sub>	7	E20-1	DB <sub>1</sub>
DA <sub>3</sub>	8		OA <sub>2</sub>
OB <sub>3</sub>	9		DB <sub>2</sub>
GND	10		OA <sub>3</sub>
			DB <sub>3</sub>

DIP/SOIC/CERPACK  
TOP VIEW



LCC  
TOP VIEW

2642 d/w 02

BiCEMOS is a trademark of Integrated Device Technology, Inc.

### MILITARY AND COMMERCIAL TEMPERATURE RANGES

### PIN DESCRIPTION

Pin Names	Description
$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
D <sub>0</sub> -D <sub>7</sub>	Inputs
$\overline{O}_0-\overline{O}_7$	Outputs

2642 tbt 01

### FUNCTION TABLE<sup>(1)</sup>


Inputs		Output
$\overline{OE}_A, \overline{OE}_B$	D	
L	L	H
L	H	L
H	X	Z

2642 tbt 02

NOTE:

- 1 H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- Z = High Impedance

### LOGIC SYMBOL



2642 drw 03

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub>	-0.5 to V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAZ</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	•0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

NOTE:

2642 tbt 03

- 1 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V<sub>CC</sub> by +0.5V unless otherwise noted.
- 2 Input and V<sub>CC</sub> terminals only.
- 3 Outputs and I/O terminals only.

### CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

2642 tbt 04

- 1 This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, Vcc = 5.0V ± 10%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current	Vcc = Max., Vi = 2.7V		—	—	10	µA
IIL	Input LOW Current	Vcc = Max., Vi = 0.5V		—	—	-10	µA
IOZH	High Impedance	Vcc = Max.	Vo = 2.7V	—	—	50	µA
IOZL	Output Current		Vo = 0.5V	—	—	-50	
II	Input HIGH Current	Vcc = Max., Vi = 5.5V		—	—	100	µA
VIK	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		—	-0.7	-1.2	V
IODH	Output Drive Current	Vcc = Min., Vo = 2V		-35	—	—	mA
IODL	Output Drive Current	Vcc = Min., Vo = 2V		50	—	—	mA
Ios	Short Circuit Current	Vcc = Max., Vo = GND <sup>(3)</sup>		-60	—	-225	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -1mA	2.4	3.3	—	V
VOL	Output LOW Voltage		IOH = -12mA	2.0	3.0	—	
			IOL = 1mA	—	0.15	0.5	V
			IOL = 12mA	—	0.35	0.8	
VH	Input Hysteresis	Vcc = 5V		—	200	—	mV
Icc	Quiescent Power Supply Current	Vcc = Max. VIN = GND or Vcc		—	0.2	1.5	mA

NOTES:

1 For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2 Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.

3 Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

2642 b6 05

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>				Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current (Inputs TTL HIGH)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$				—	—	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ , Outputs Open $\bar{OEA} = \bar{OEB} = \text{GND}$ One Input Toggling 50% Duty Cycle		$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$		—	—	0.25	mA/ MHz
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ , Outputs Open $f_I = 10\text{MHz}$ , 50% Duty Cycle				$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	4.0	mA
		$\bar{OEA} = \bar{OEB} = \text{GND}$ One Bit Toggling		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$		—	—	5.0	
		$V_{CC} = \text{Max.}$ , Outputs Open $f_I = 2.5\text{MHz}$ , 50% Duty Cycle				$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	6.5 <sup>(5)</sup>	
		$\bar{OEA} = \bar{OEB} = \text{GND}$ Eight Bits Toggling		$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$		—	—	14.5 <sup>(5)</sup>	

NOTES:

1. For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at  $V_{CC} = 5.0V$ , +25°C ambient, and maximum loading

3. Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

5. Values for these conditions are examples of the  $I_C$  formula. These limits are guaranteed but not tested

6.  $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_I N_t)$$

$I_{CC}$  = Quiescent Current

$\Delta I_{CC}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )

$D_H$  = Duty Cycle for TTL Inputs High

$N_t$  = Number of TTL inputs at  $D_H$

$I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

$f_{CP}$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)

$f_I$  = Input Frequency

$N_t$  = Number of Inputs at  $f_I$

All currents are in millamps and all frequencies are in megahertz

2642 btl 06

6

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Condition <sup>(1)</sup>	IDT54/74FBT2240				IDT54/74FBT2240A				IDT54/74FBT2240C				Unit	
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.			
			Min. <sup>(2)</sup>	Max.												
$t_{PLH}$ $t_{PHL}$	Propagation Delay $D_n$ to $O_n$	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	5.7	—	—	—	—	—	—	—	—	—	—	ns	
			1.5	9.3	—	—	—	—	—	—	—	—	—	—	ns	
			1.5	8.7	—	—	—	—	—	—	—	—	—	—	ns	
$t_{PZH}$ $t_{PZL}$	Output Enable Time															
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time															

NOTES:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.


2642 btl 07

## TEST CIRCUITS AND WAVEFORMS


### TEST CIRCUITS FOR ALL OUTPUTS



### SET-UP, HOLD AND RELEASE TIMES



### PROPAGATION DELAY



### SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

#### DEFINITIONS:


$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance should be equal to  $Z_{out}$  of the Pulse Generator.

2642 d 05

### PULSE WIDTH



### ENABLE AND DISABLE TIMES




#### NOTES

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH  
2. Pulse Generator for All Pulses Rate  $\leq 1.0$  MHz,  $Z_0 \leq 50\Omega$ ,  $t_f \leq 2.5$  ns,  $t_r \leq 2.5$  ns

2642 crw 05

## ORDERING INFORMATION



2642 drw 04