

## QUADRUPLE 2-INPUT NAND GATE

The HEF4011B provides the positive quadruple 2-input NAND function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4011BP(N): 14-lead DIL; plastic  
(SOT27-1)

HEF4011BD(F): 14-lead D L; ceramic (cerdip)  
(SOT73)

HEF4011BT(D): 14-lead SC; plastic  
(SOT108-1)

( ): Package Designator North America




Fig. 3 Logic diagram (one gate).

## FAMILY DATA

I<sub>DD</sub> LIMITS category GATES

see Family Specifications

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	typ	max	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$	5	t <sub>PHL</sub> ; t <sub>PLH</sub>	55	110	ns
	10		25	45	ns
	15		20	35	ns
Output transition times HIGH to LOW	5	t <sub>THL</sub>	60	120	ns
	10		30	60	ns
	15		20	40	ns
LOW to HIGH	5	t <sub>TLH</sub>	60	120	ns
	10		30	60	ns
	15		20	40	ns

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5	$1300 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$6000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$20100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$