## SONY

# ICX405AK


## Diagonal 6mm (Type 1/3) CCD Image Sensor for PAL Color Video Cameras

#### Description

The ICX405AK is an interline CCD solid-state image sensor suitable for PAL color video cameras with a diagonal 6mm (Type1/3) system. Compared with the conventional product ICX055BK, basic characteristics such as sensitivity, smear, dynamic range and S/N are improved drastically.

This chip features a field period readout system and an electronic shutter with variable charge-storage time.

This chip is suitable for applications such as surveillance cameras, automotive cameras, etc.




#### **Features**

- High sensitivity (+5dB compared with the ICX055BK)
- Low smear (–20dB compared with the ICX055BK)
- High D range (+3dB compared with the ICX055BK)
- High S/N
- · Low dark current
- · Excellent antiblooming characteristics
- · Ye, Cy, Mg, and G complementary color mosaic filters on chip
- · Continuous variable-speed shutter
- No voltage adjustment

(Reset gate and substrate bias need no adjustment.)

Reset gate: 5V driveHorizontal register: 5V drive



Optical black position (Top View)

#### **Device Structure**

• Interline CCD image sensor

• Image size: Diagonal 6mm (Type 1/3)

Number of effective pixels: 500 (H) × 582 (V) approx. 290K pixels
 Total number of pixels: 537 (H) × 597 (V) approx. 320K pixels

• Chip size: 5.59mm (H)  $\times$  4.68mm (V) • Unit cell size: 9.8 $\mu$ m (H)  $\times$  6.3 $\mu$ m (V)

• Optical black: Horizontal (H) direction: Front 7 pixels, rear 30 pixels

Vertical (V) direction : Front 14 pixels, rear 1 pixel

Number of dummy bits: Horizontal 16

Vertical 1 (even fields only)

Substrate material: Silicon

## Super HAD CCD™

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

<sup>\*</sup>Super HAD CCD is a trademark of Sony Corporation. The Super HAD CCD is a version of Sony's high performance CCD HAD (Hole-Accumulation Diode) sensor with sharply improved sensitivity by the incorporation of a new semiconductor technology developed by Sony Corporation.

#### USE RESTRICTION NOTICE (December 1, 2003 ver.)

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening risk or
  are highly likely to cause significant property damage in the event of failure of the Products. You should
  consult your Sony sales representative beforehand when you consider using the Products for such critical
  applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

#### **Design for Safety**

• Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

#### **Export Control**

If the Products are controlled items under the export control laws or regulations of various countries, approval
may be required for the export of the Products under the said laws or regulations. You should be responsible
for compliance with the said laws or regulations.

#### No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### **Governing Law**


This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to
principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this
Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first
instance.

#### Other Applicable Terms and Conditions

• The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

## **Block Diagram and Pin Configuration**

(Top View)



#### **Pin Description**

| Pin No. | Symbol      | Description                      | Pin No. | Symbol | Description  |
|---------|-------------|----------------------------------|---------|--------|--|
| 1       | Vф4         | Vertical register transfer clock | 9       | VDD    | Supply voltage   |
| 2       | Vфз         | Vertical register transfer clock | 10      | GND    | GND  |
| 3       | <b>V</b> ф2 | Vertical register transfer clock | 11      | φSUB   | Substrate clock  |
| 4       | Vф1         | Vertical register transfer clock | 12      | V∟     | Protective transistor bias   |
| 5       | GND         | GND                              | 13      | φRG    | Reset gate clock   |
| 6       | NC          | - O. Marian Marian Marian        | 14      | NC     | The second secon |
| 7       | NC          |                                  | 15      | Нф1    | Horizontal register transfer clock   |
| 8       | Vouт        | Signal output                    | 16      | Нф2    | Horizontal register transfer clock   |

#### **Absolute Maximum Ratings**

|                          | ltem   | Ratings     | Unit | Remarks |
|--------------------------|--|-------------|------|---------|
|                          | Vdd, Vout, фRG – фSUB                                | -40 to +8   | V    |         |
|                          | Vφ1, Vφ3 – φSUB                                      | -50 to +15  | V    |         |
| Against                  | Vφ2, Vφ4, VL – φSUB                                  | -50 to +0.3 | V    |         |
|                          | Hφ1, Hφ2, GND – φSUB                                 | -40 to +0.3 | V    |         |
|                          | Vdd, Vout, фRG – GND                                 | -0.3 to +20 | ٧    |         |
| Against GND              | Vφ1, Vφ2, Vφ3, Vφ4 – GND                             | -10 to +18  | V    |         |
|                          | Hφ1, Hφ2 – GND                                       | -10 to +6   | ٧    |         |
| Against V                | Vφ1, Vφ3 — VL  | -0.3 to +28 | ٧    |         |
| Against V∟               | Vφ2, Vφ4, Hφ1, Hφ2, GND – VL                         | -0.3 to +15 | ٧    |         |
|                          | Voltage difference between vertical clock input pins | to +15      | ٧    | *1      |
| Between input clock pins | Hφ1 — Hφ2  | −6 to +6    | ٧    |         |
| , p                      | Hφ1, Hφ2 – Vφ4                                       | -14 to +14  | ٧    |         |
| Storage temperature      |  | –30 to +80  | ů    |         |
| Operating temperature    |  | -10 to +60  | °C   |         |

<sup>\*1 +24</sup>V (Max.) when clock width < 10μs, clock duty factor < 0.1%.

#### **Bias Conditions**

| Item                       | Symbol | Min.  | Тур. | Max.  | Unit | Remarks |
|----------------------------|--------|-------|------|-------|------|---------|
| Supply voltage             | VDD    | 14.55 | 15.0 | 15.45 | V    |         |
| Protective transistor bias | VL     |       | *1   |       |      |         |
| Substrate clock            | φSUB   |       | *2   |       |      |         |

<sup>\*1</sup> VL setting is the VvL voltage of the vertical transfer clock waveform, or the same power supply as the VL power supply for the V driver should be used.

#### **DC Characteristics**

| Item           | Symbol | Min. | Тур. | Max. | Unit | Remarks |
|----------------|--------|------|------|------|------|---------|
| Supply current | IDD    |      | 3    | 5    | mA   |         |

#### **Clock Voltage Conditions**


| Item                    | Symbol                    | Min.                    | Тур.        | Max.                    | Unit | Waveform<br>diagram | Remarks                              |
|-------------------------|---------------------------|-------------------------|-------------|-------------------------|------|---------------------|--------------------------------------|
| Readout clock voltage   | Vvr                       | 14.55                   | 15.0        | 15.45                   | V    | 1                   |                                      |
|                         | VVH1, VVH2                | -0.05                   | 0           | 0.05                    | ٧    | 2                   | Vvh = (Vvh1 + Vvh2)/2                |
|                         | VvH3, VvH4                | -0.2                    | 0           | 0.05                    | ٧    | 2                   |                                      |
|                         | VVL1, VVL2,<br>VVL3, VVL4 | -8.0                    | -7.0        | -6.5                    | ٧    | 2                   | Vvl = (Vvl3 + Vvl4)/2                |
|                         | Vφv                       | 6.3                     | 7.0         | 8.05                    | ٧    | 2                   | $V\phi v = VvHn - VvLn (n = 1 to 4)$ |
| Vertical transfer clock | Vvнз – Vvн                | -0.25                   |             | 0.1                     | ٧    | 2                   |                                      |
| voltage                 | Vvh4 – Vvh                | -0.25                   |             | 0.1                     | ٧    | 2                   |                                      |
|                         | Vvнн                      |                         |             | 0.3                     | <    | 2                   | High-level coupling                  |
|                         | VvhL                      |                         |             | 0.3                     | ٧    | 2                   | High-level coupling                  |
|                         | Vvlh                      |                         |             | 0.3                     | V    | 2                   | Low-level coupling                   |
|                         | VVLL                      |                         |             | 0.3                     | V    | 2                   | Low-level coupling                   |
| Horizontal transfer     | Vфн                       | 4.75                    | 5.0         | 5.25                    | V    | 3                   |                                      |
| clock voltage           | VHL                       | -0.05                   | 0           | 0.05                    | V    | 3                   |                                      |
|                         | VфяG                      | 4.5                     | 5.0         | 5.5                     | ٧    | 4                   | Input through 0.1μF<br>capacitance   |
| Reset gate clock        | Vrglh – Vrgll             |                         |             | 0.4                     | ٧    | 4                   | Low-level coupling                   |
| voltage                 | VRGL — VRGLm              |                         |             | 0.5                     | V    | 4                   | Low-level coupling                   |
|                         | Vaga                      | V <sub>DD</sub><br>+0.3 | VDD<br>+0.6 | V <sub>DD</sub><br>+0.9 | V    | 4                   |                                      |
| Substrate clock voltage | <b>V</b> фsuв             | 21.0                    | 22.0        | 23.5                    | V    | 5                   |                                      |


<sup>\*2</sup> Do not apply a DC bias to the substrate clock pin, because a DC bias is generated within the CCD.



#### **Clock Equivalent Circuit Constant**


| Item  | Symbol       | Min. | Тур. | Max. | Unit | Remarks |
|---|--------------|------|------|------|------|---------|
| Capacitance between vertical transfer                 | Сфу1, Сфуз   |      | 1500 |      | рF   |         |
| clock and GND   | Сфу2, Сфу4   |      | 1000 |      | pF   |         |
|   | Сфv12, Сфv34 |      | 820  |      | рF   |         |
| Capacitance between vertical transfer                 | Сфv23, Сфv41 |      | 330  |      | pF   |         |
| clocks  | Сф∨13        |      | 100  |      | pF   |         |
| •   | Сфу24        |      | 100  |      | pF   |         |
| Capacitance between horizontal transfer clock and GND | Сфн1, Сфн2   | :    | 47   |      | рF   |         |
| Capacitance between horizontal transfer clocks        | Сфнн         |      | 22   |      | рF   |         |
| Capacitance between reset gate clock and GND          | Сфяс         |      | 5    |      | рF   |         |
| Capacitance between substrate clock and GND           | Сфѕив        |      | 270  |      | рF   |         |
| Variable transfer aloge sociotor                      | R1, R3       |      | 100  |      | Ω    |         |
| Vertical transfer clock series resistor               | R2, R4       |      | 150  |      | Ω    |         |
| Vertical transfer clock ground resistor               | RGND         |      | 68   |      | Ω    |         |
| Horizontal transfer clock series resistor             | Rфн          |      | 10   |      | Ω    |         |
| Reset gate clock series resistor                      | Rфяg         |      | 50   |      | Ω    |         |





Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit




Reset gate clock equivalent circuit

#### **Drive Clock Waveform Conditions**

#### (1) Readout clock waveform



#### (2) Vertical transfer clock waveform




 $V_{VH} = (V_{VH1} + V_{VH2})/2$ 


VvL = (VvL3 + VvL4)/2

 $V\phi v = Vvhn - Vvln (n = 1 to 4)$ 

#### (3) Horizontal transfer clock waveform



#### (4) Reset gate clock waveform




VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG. In addition, VRGL is the average value of VRGLH and VRGLL.

$$V_{RGL} = (V_{RGLH} + V_{RGLL})/2$$

Assuming VRGH is the minimum value during the interval twh, then:

Negative overshoot level during the falling edge of RG is VRGLm.

#### (5) Substrate clock waveform



## **Clock Switching Characteristics**

| Itom                         |                               | Cumbal                |               | twh  | **   |      | twl  |      |      | tr    |      |      | tf    |      | Unit  | Domarka              |
|------------------------------|-------------------------------|-----------------------|---------------|------|------|------|------|------|------|-------|------|------|-------|------|-------|----------------------|
|                              | Item                          | Symbol                | Min.          | Тур. | Мах. | Min. | Тур. | Мах. | Min. | Тур.  | Max. | Min. | Тур.  | Мах. | Offic | Remarks              |
| Rea                          | dout clock                    | V <sub>T</sub>        | 2.3           | 2.5  |      |      |      |      |      | 0.5   |      |      | 0.5   |      | μs    | During<br>readout    |
| Vert<br>cloc                 | ical transfer<br>k            | Vφ1, Vφ2,<br>Vφ3, Vφ4 | in the second |      |      |      |      |      |      |       |      | 15   |       | 250  | ns    | *1                   |
| Horizontal<br>transfer clock | During<br>imaging             | Нф                    | 37            | 41   |      | 38   | 42   |      |      | 12    | 15   |      | 10    | 15   | ns    | *2                   |
| loriz<br>nsfe                | During                        | Нф1                   |               | 5.6  |      |      |      |      |      | 0.012 |      |      | 0.012 | •    | μs    |                      |
| tra                          | 子覧 parallel-serial conversion | Нф2                   |               |      |      |      | 5.6  |      |      | 0.012 |      |      | 0.012 |      |       |                      |
| Res                          | et gate clock                 | φRG                   | 11            | 15   |      | 75   | 79   |      |      | 6.5   |      |      | 4.5   |      | ns    |                      |
| Sub                          | strate clock                  | φSUB                  | 1.5           | 2.0  |      |      |      |      |      |       | 0.5  |      |       | 0.5  | μs    | When draining charge |

 $<sup>^{*1}</sup>$  When vertical transfer clock driver CXD1267AN is used.


<sup>\*2</sup> tf  $\geq$  tr - 2ns.

#### **Image Sensor Characteristics**


 $(Ta = 25^{\circ}C)$ 

| Item                     | Symbol | Min. | Тур. | Max. | Unit | Measurement method | Remarks       |
|--------------------------|--------|------|------|------|------|--------------------|---------------|
| Sensitivity              | S      | 1360 | 1700 |      | mV   | 1                  |               |
| Concitivity rotio        | RмgG   | 0.93 |      | 1.35 |      | 2                  |               |
| Sensitivity ratio        | RYeCy  | 1.15 |      | 1.48 |      | 2                  |               |
| Saturation signal        | Ysat   | 1000 |      |      | mV   | 3                  | Ta = 60°C     |
| Smear                    | Sm     |      | -115 | -98  | dB   | 4                  | :             |
| Video pignal shading     | CH.    |      |      | 20   | %    | 5                  | Zone 0 and I  |
| Video signal shading     | SHy    |      |      | 25   | %    | 5                  | Zone 0 to II' |
| Uniformity between video | ΔSr    |      |      | 10   | %    | 6                  |               |
| signal channels          | ΔSb    |      |      | 10   | %    | 6                  |               |
| Dark signal              | Ydt    |      |      | 2    | mV   | 7                  | Ta = 60°C     |
| Dark signal shading      | ΔYdt   |      |      | 1    | mV   | 8                  | Ta = 60°C     |
| Flicker Y                | Fy     |      |      | 2    | %    | 9                  |               |
| Flicker R-Y              | Fcr    |      |      | 5    | %    | 9                  |               |
| Flicker B-Y              | Fcb    |      |      | 5    | %    | 9                  |               |
| Line crawl R             | Lor    |      |      | 3    | %    | 10                 |               |
| Line crawl G             | Lcg    |      |      | 3    | %    | 10                 |               |
| Line crawl B             | Lcb    |      |      | 3    | %    | 10                 |               |
| Line crawl W             | Lcw    |      |      | 3    | %    | 10                 |               |
| Lag                      | Lag    |      |      | 0.5  | %    | 11                 |               |

#### Zone Definition of Video Signal Shading



#### Measurement System




Note) Adjust the amplifier gain so that the gain between [\*A] and [\*Y], and between [\*A] and [\*C] equals 1.

#### **Image Sensor Characteristics Measurement Method**

#### Measurement conditions

- 1) In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
- 2) In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value of Y signal output or chroma signal output of the measurement system.

#### O Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals



As shown in the left figure, fields are read out. The charge is mixed by pairs such as A1 and A2 in the A field. (pairs such as B in the B field)

As a result, the sequence of charges output as signals from the horizontal shift register (Hreg) is, for line A1, (G + Cy), (Mg + Ye), (G + Cy), and (Mg + Ye).

These signals are processed to form the Y signal and chroma (color difference) signal. The Y signal is formed by adding adjacent signals, and the chroma signal is formed by subtracting adjacent signals. In other words, the approximation:

$$Y = \{(G + Cy) + (Mg + Ye)\} \times 1/2$$
  
= 1/2 {2B + 3G + 2R}

is used for the Y signal, and the approximation:

$$R - Y = \{(Mg + Ye) - (G + Cy)\}\$$
  
=  $\{2R - G\}$ 

is used for the chroma (color difference) signal. For line A2, the signals output from Hreg in sequence are

$$(Mg + Cy), (G + Ye), (Mg + Cy), (G + Ye).$$

The Y signal is formed from these signals as follows:

$$Y = \{(G + Ye) + (Mg + Cy)\} \times 1/2$$
  
= 1/2 {2B + 3G + 2R}

This is balanced since it is formed in the same way as for line A1.

In a like manner, the chroma (color difference) signal is approximated as follows:

$$-(B-Y) = \{(G + Ye) - (Mg + Cy)\}\$$
  
=  $-\{2B-G\}$ 

In other words, the chroma signal can be retrieved according to the sequence of lines from R - Y and - (B - Y) in alternation. This is also true for the B field.

#### Definition of standard imaging conditions

#### 1) Standard imaging condition I:

Use a pattern box (luminance 706cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

#### 2) Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### 1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the Y signal (Ys) at the center of the screen and substitute the value into the following formula.

$$S = Ys \times \frac{250}{50} [mV]$$

#### 2. Sensitivity ratio

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the Mg signal output (SMg [mV]) and G signal output (Se [mV]), and Ye signal output (Se [mV]) and Cy signal output (Scy [mV]) at the center of the screen with frame readout method. Substitute the values into the following formula.

$$RMgG = SMg/SG$$
  
 $RYeCy = SYe/SCy$ 

#### 3. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with average value of the Y signal output, 200mV, measure the minimum value of the Y signal.

#### 4. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with average value of the Y signal output, 200mV. When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value YSm [mV] of the Y signal output and substitute the value into the following formula.

Sm = 
$$20 \times log \left( \frac{YSm}{200} \times \frac{1}{500} \times \frac{1}{10} \right) [dB] (1/10V method conversion value)$$

#### 5. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the Y signal output is 200mV. Then measure the maximum (Ymax [mV]) and minimum (Ymin [mV]) values of the Y signal and substitute the values into the following formula.

$$SHy = (Ymax - Ymin)/200 \times 100 [\%]$$

#### 6. Uniformity between video signal channels

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the maximum (Crmax, Cbmax [mV]) and minimum (Crmin, Cbmin [mV]) values of the R - Y and B - Y channels of the chroma signal and substitute the values into the following formula.

$$\Delta Sr = | (Crmax - Crmin)/200 | \times 100 [\%]$$
  
 $\Delta Sb = | (Cbmax - Cbmin)/200 | \times 100 [\%]$ 

#### 7. Dark signal

Measure the average value of the Y signal output (Ydt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

#### 8. Dark signal shading

After measuring 7, measure the maximum (Ydmax [mV]) and minimum (Ydmin [mV]) values of the Y signal output and substitute the values into the following formula.

$$\Delta Ydt = Ydmax - Ydmin [mV]$$

#### 9. Flicker

#### 1) Fv

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then measure the difference in the signal level between fields ( $\Delta$ Yf [mV]). Then substitute the value into the following formula.

$$Fy = (\Delta Yf/200) \times 100 [\%]$$

#### 2) Fcr, Fcb

Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, insert an R or B filter, and then measure both the difference in the signal level between fields of the chroma signal ( $\Delta$ Cr,  $\Delta$ Cb) as well as the average value of the chroma signal output (CAr, CAb). Substitute the values into the following formula.

Fci = 
$$(\Delta \text{Ci/CAi}) \times 100 \text{ [%] (i = r, b)}$$

#### 10. Line crawls


Set to standard imaging condition II. Adjust the luminous intensity so that the average value of the Y signal output is 200mV, and then insert a white subject and R, G, and B filters and measure the difference between Y signal lines for the same field ( $\Delta$ Ylw,  $\Delta$ Ylr,  $\Delta$ Ylg,  $\Delta$ Ylb [mV]). Substitute the values into the following formula.


Lci = 
$$(\Delta Y li/200) \times 100 [\%] (i = w, r, g, b)$$

#### 11. Lag


Adjust the Y signal output value generated by strobe light to 200mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Ylag). Substitute the value into the following formula.

$$Lag = (Ylag/200) \times 100 [\%]$$







Spectral Sensitivity Characteristics (excludes both lens characteristics and light source characteristics)




#### **Sensor Readout Clock Timing Chart**









#### **Notes on Handling**

#### 1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non-chargeable gloves, clothes or material.
   Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) Ionized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

#### 2) Soldering

- a) Make sure the package temperature does not exceed 80°C.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.


#### 3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

- a) Perform all assembly operations in a clean room (class 1000 or less).
- b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.
- d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

#### 4) Installing (attaching)

a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)




b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.

- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.
- d) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- e) If the lead bend repeatedly and the metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- f) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)


#### 5) Others

- a) Do not expose to strong light (sun rays) for long periods, color filters will be discolored. When high luminance objects are imaged with the exposure level control by electronic-iris, the luminance of the image-plane may become excessive and discolor of the color filter will possibly be accelerated. In such a case, it is advisable that taking-lens with the automatic-iris and closing of the shutter during the power-off mode should be properly arranged. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- c) The brown stain may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
- d) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.



The cross section of lead frame can be seen on the side of the package for structure A.

Unit: mm Package Outline



PACKAGE STRUCTURE

|                  | ·              | ·             |              |                |
|------------------|----------------|---------------|--------------|----------------|
| Plastic          | GOLD PLATING   | 42 ALLOY      | 0.90g        | AS-C2.2-03(E)  |
| PACKAGE MATERIAL | LEAD TREATMENT | LEAD MATERIAL | PACKAGE MASS | DRAWING NUMBER |

The height from the top of the cover glass "D" to the effective image area is 1.94  $\pm$  0.15mm.

The tilt of the effective image area relative to the bottom " ${\bf C}$ " is less than 50 $\mu$ m. The tilt of the effective image area relative to the top " ${\bf D}$ " of the cover glass is less than 50 $\mu$ m.

The thickness of the cover glass is 0.75mm, and the refractive index is 1.5. ထ

The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing. တ်