

HIGH-SPEED 2K x 8 FourPort™ STATIC RAM

PRELIMINARY IDT7052S IDT7052L

FEATURES:

- · High-speed access
 - Military: 30/35/45ns (max.)
 - Commercial: 25/30/35/45ns (max.)
- · Low-power operation
 - IDT7052S
 - Active: 750mW (typ.)
 - Standby: 10mW (typ.)
 - IDT7052L
 - Active: 750mW (typ.)
 - Standby: 1.5mW (typ.)
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7052 is a high-speed 2K x 8 FourPort static RAM designed to be used in systems where multiple access in a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessed systems that have a need to communicate in real time and also offers

added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7052 is also an extremely high-speed 2K x 8 FourPort static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, this four port RAM typically operates on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50µW from a 2V battery.

The IDT7052 is packaged in either a ceramic or plastic 108-pin PGA and 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883. Class B.

FUNCTIONAL BLOCK DIAGRAM



MILITARY AND COMMERCIAL TEMPERATURE RANGES


SEPTEMBER 1990

81	80	77	74	72	69	68	65	63	60	57	54	1
R/W P2	NC	A7 P2	As P2	A3 P2	Ao P2	Ao P3	A3 P3	As P3	A7 P3	NC	R∕₩ P3	12
84	83	78	76	73	70	67	64	61	59	56	53	
BUSY P2	OË P2	As P2	A10 P2	A4 P2	A1 P2	A ₁ P3	A ₄ P3	A ₁₀ P3	A 8 P3	OE P3	BUSY P3	11
87	86	82	79	75	71	66	62	58	55	51	50	1
A2 P1	A1 P1	ČĒ P2	A9 P2	A6 P2	A ₂ P2	A₂ P3	A6 P3	A9 P3	CE P3	A1 P4	A2 P4	10
90	88	85		·		1		- -	52	49	47	
A5 P1	А з Р1	Ao P1							A ₀ P4	A3 P4	As P4	09
92	91	89	†						48	46	45	
A 10 P1	A6 P1	A4 P1						A ₄ P4	A 6 P4	A ₁₀ P4	08	
95	94	93	†					44	43	42		
Aa P1	A7 P1	Vcc			IDT 108-P		GND	A ₇ P4	As P4	07		
96	97	98	1						39	40	41	
As P1	NC	P1			TOP	VIEW			CE P4	NC	A9 P4	06
99	100	102	1						35	37	38	İ
R/W P1	OE P1	I/O ₀ P1							GND	OE P4	R/W P4	05
101	103	106	1						31	34	36	
BUSY P1	I/O ₁ P1	GND							GND	I/O ₇ P4	BUSY P4	04
104	105	1	4	8	12	17	21	25	28	32	33	1
I/O2 P1	I/O3 P1	I/O ₆ P1	Vcc	GND	Vcc	Vcc	GND	Vcc	I/O ₂ P4	1/O5 P4	I/O6 P4	03
107	2	5	7	10	13	16	19	22	24	29	30	
I/O4 P1	I/O7 P1	I/O ₀ P2	I/O2 P2	1/O4 P2	I/O ₆ P2	I/O ₁ P3	I/O3 P3	1/Os P3	I/O7 P3	I/O3 P4	1/O4 P4	02
108	3	6	9	11	14	15	18	20	23	26	27	
I/O5 P1	NC	I/O ₁ P2	I/O3 P2	I/Os P2	I/O7 P2	1/O ₀ P3	I/O2 P3	I/O4 P3	1/O6 P3	I/Oo P4	I/O ₁ P4	01
Α	В	С	D	Е	F	G	Н.	J	'. К	L	М	ı

NOTES:

1. All VCc pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.
3. NC denotes no-connect pin.

2674 drw 02



- All Vcc pins must be connected to the power supply.
 All GND pins must be connected to the ground supply.
- 3. NC denotes no-connect pin.

PIN CONFIGURATIONS

Symbol	Pin Name
Ao P1 - A10 P1	Address Lines – Port 1
Ao P2 - A10 P2	Address Lines - Port 2
Ao P3 - A10 P3	Address Lines - Port 3
Ao P4 - A10 P4	Address Lines – Port 4
I/O ₀ P1 – I/O ₇ P1	Data I/O - Port 1
I/Oo P2 - I/O7 P2	Data I/O - Port 2
I/O ₀ P3 – I/O ₇ P3	Data I/O - Port 3
I/Oo P4 - I/O7 P4	Data I/O Port 4
R/W P1	Read/Write - Port 1
R/W P2	Read/Write - Port 2
R∕W P3	Read/Write - Port 3
R/₩ P4	Read/Write - Port 4
GND	Ground
CE P1	Chip Enable - Port 1
CÉ P2	Chip Enable Port 2
CE P3	Chip Enable Port 3
CE P4	Chip Enable Port 4
ŌĒ P1	Output Enable – Port 1
OE P2	Output Enable – Port 2
OE P3	Output Enable - Port 3
OE P4	Output Enable – Port 4
BUSY P1	Write Disable - Port 1
BUSY P2	Write Disable – Port 2
BUSY P3	Write Disable Port 3
BUSY P4	Write Disable – Port 4
Vcc	Power
GND	Ground

2674 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	ç
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Tstg	Storage Temperature	-55 to +125	-65 to +150	ů
ЮUT	DC Output Current	50	50	mA

NOTE:

2674 thi 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit	
CIN	Input Capacitance	VIN = 0V	11	pF	
Соит	Output Capacitance	Vout = 0V	11	pF	

NOTE:

2674 tbl 03

 This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5.0V ± 10%
Commercial	0°C to +70°C	οV	5.0V ± 10%

2674 lbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	٧
Vін	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

1. Vil. (min.) = -3.0V for pulse width less than 20ns.

2674 tol 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5.0V ± 10%)

-			IDT7	052S	IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
{lu	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μА
ILO	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА
Vol	Output Low Voltage	IOL = 4mA		0.4	_	0.4	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4		٧

2674 thi D6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 2, 6) (Vcc = 5.0V ± 10%)

		Test			IDT70	52x25 ⁽³⁾	IDT70	52x30	IDT7052x35		IDT7052x45		
Symbol	Parameter	Condition	Version	on.	Тур.	Max.	Тур.	Max.	Typ.	Max.	Тур.	Max.	Unit
ICC1	Operating Power Supply Current	CE ≤ VIL Outputs Open	MIL.	S L	_		150 150	360 300	150 150	360 300	150 150	360 300	mA
	(All Ports Active)	f = 0 ⁽⁴⁾	COM'L.	S L	150 150	300 250	150 150	300 250	150 150	300 250	150 150	300 250	
ICC2	Dynamic Operating Current	CE ≤ VIL Outputs Open	MiL.	S L	_	_	220 190	400 335	210 180	395 330	195 170	390 325	mA
	(All Ports Active)	f = fMAX ⁽⁵⁾	COM'L.	S L	225 195	350 305	220 190	340 295	210 180	335 290	195 170	330 285	
ISB	Standby Current (All Ports — TTL	CE ≥ VIH 1 = 1Max ⁽⁵⁾	MIL.	S L	_	1 1	45 40	115 85	40 35	110 80	35 30	105 75	mA
	Level Inputs)		COM'L.	S L	60 50	85 70	45 40	80 65	40 35	75 60	35 30	70 55	
ISB1	Full Standby Current (All Ports — All	All Ports CE ≥ Vcc - 0.2V	MIL.	S L		1 1	1.5 .3	30 4.5	1.5 .3	30 4.5	1.5 .3	30 4.5	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(4)}$	COM'L.	S L	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5 .3	15 1.5	

NOTES:

- 1. "x" in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C for Typ.
- 3. 0°C to +70°C temperature range only.
- 4. f = 0 means no address or control lines change.
- 5. At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 6. For the case of one port, divide the above appropriate current by four.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES⁽¹⁾

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	ition	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0		-	٧
ICCDR	Data Retention Current	CE ≥ VHC	MIL.		25	1800	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	25	600	1
tCDR ⁽³⁾	Chip Deselect to Data Retention Time			0		-	ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾		1	ns


NOTES:

- 1. Vcc = 2V, TA = +25°C
- 2. tnc = Read Cycle Time
 3. This parameter is guaranteed but not tested.

2674 tol 08

2674 tol 07

LOW VCC DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2674 tbi 09




Figure 2. Output Load (for tLZ, tHZ, tWZ, tOW)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

		IDT7052S25 ⁽¹⁾ IDT7052L25 ⁽¹⁾		IDT7052S30 IDT7052L30		IDT7052S35 IDT7052L35		IDT7052S45 IDT7052L45			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
READ CY	CLE										
tAC	Read Cycle Time	25	_	30		35	-	45	_	ns	
taa	Address Access Time		25	-	30	_	35		45	ns	
TACE	Chip Enable Access Time	_	25	_	30		35		45	ns	
tage	Output Enable Access Time		15	_	20	—	25	_	30	ns	
ton	Output Hold from Address Change	0		0	_	0		0		ns	
tLZ	Output Low Z Time ^(1, 2)	3	_	3	_	5		5	-	ns	
tHZ	Output High Z Time ^(1, 2)	_	15	-	15	_	15	—	20	ns	
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		0	_	0	<u> </u>	ns	
tPD	Chip Disable to Power Down Time ⁽²⁾	_	20	_	30	_	50		50	ns	


NOTES:

Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
 This parameter is guaranteed but not tested.


3. 0°C to +70°C temperature range only.

2674 tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT^(1, 3)



- 2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
- Addresses valid prior to or coincident with CE transition low.
 OE = VII...

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			52S25 ⁽⁷⁾ 52L25 ⁽⁷⁾		52530 52L30		IDT7052S35 IDT7052L35		IDT7052S45 IDT7052L45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE									
twc	Write Cycle Time	25	_	30	_	35		45	_	ns
tew	Chip Enable to End of Write	20	-	25	1	30	1	35	_	ns
taw	Address Valid to End of Write	20	-	25	_	30	_	35	-	ns
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width ⁽³⁾	20	_	25		30		35	_	ns
twn	Write Recovery Time	5	–	5	–	5		5	_	ns
tDW	Data Valid to End of Write	15		15	_	20	_	20	_	ns
tHZ	Output High Z Time ^(1, 2)	_	15	_	15	_	15		20	ns
tDH	Data Hold Time	0		0	1	0	_	0	-	ns
twz	Write Enabled to Output in High Z ^(1, 2)		15		15		15		20	ns
tow	Output Active from End of Write ^(1, 2)	0		0		0		0	_	ns
twoo	Write Pulse to Data Delay ⁽⁴⁾	_	45		50		55	_	65	ns
tDDD	Write Data Valid to Read Dafa Delay ⁽⁴⁾	-	35		40	_	45	_	55	ns
BUSY IN	PUT TIMING		•		•					
twB	Write to BUSY ⁽⁵⁾	0	_	0		0	_	0	_	ns
twn	Write Hold After BUSY ⁽⁶⁾	15		20		20	T -	20		ns

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).


Transition is measured 500mV from low or high impedance voltage with load (Figures 1 and 2).
 This parameter is guaranteed but not tested.
 Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
 Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
 To ensure that the write cycle is inhibited during contention.

6. To ensure that a write cycle is completed after contention.


7. 0°C to +70°C temperature range only.

2698 tol 11

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1, 2, 3, 5)



NOTES:

- NOTES:

 1. RW or CE must be high during all address transitions.

 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.

 3. twi is measured from the earlier of CE or RW going high to the end of write cycle.


 4. During this period, the I/O pins are in the output state, and input signals must not be applied.

 5. If the CE low transition occurs simultaneously with or after the RW low transition, the outputs remain in the high impedance state.

 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If \overrightarrow{OE} is low during a \overrightarrow{RW} controlled write cycle, the write pulse width must be the larger of two or (twz + tbw) to allow the I/O drivers to turn off data to be placed on the bus for the required tbw. If \overrightarrow{OE} is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified two

7,22

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3)



NOTES:


- NOTES:

 1. Assume BUSY input at HI and CE at LO for the writing port.

 2. Write cycle parameters should be adhered to in order to ensure proper writing.

 3. Device is continuously enabled for any of the reading ports which has its OE at LO.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT



7

FUNCTIONAL DESCRIPTION

The IDT7052 provides four ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected $(\overline{CE}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}) . In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below


TABLE I - READ/WRITE CONTROL

Any Port ⁽¹⁾				
R/W	CE	ŌĒ	Do-7	Function
Х	Н	х	Z	Port Disabled and in Power Down Mode
Х	Н	×	Z	CEP1 = CEP2 = CEP3 = CEP4 = H Power Down Mode, ISB or ISB1
L.	٦	Х	DATAIN	Data on port written into memory ^(2, 3)
Н	۲	L	DATAOUT	Data in memory output on port
Х	Х	Н	Z	High impedance outputs

NOTES:

- 2808 thi 12
- 1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
- 2. If BUSY = LOW, data is not written.
- For valid write operation, no more than one port can write to the same address location at the same time.

ORDERING INFORMATION



2674 drw 12