

2

**MC145432**



**Advance Information**

**2600 Hz TONE SIGNALLING FILTER**

This device contains a bypassable 6 pole 2600 Hz notch filter, a 2600 Hz band-pass filter and a 2600 Hz sinewave generator for SF signalling/detection applications.

- $\pm 5$  V to  $\pm 8$  V Single or Split Supply Operation
- Low Power Consumption, 80 mW @ 10 V  
200 mW @ 15 V
- On-Board Crystal Oscillator or External Clocks
- Notch Filter Gain Adjustable
- Uncommitted Op Amp Capable of Driving 600  $\Omega$  Loads
- TTL or CMOS Compatible Inputs
- 18-Pin Package

**CMOS**  
 (LOW-POWER COMPLEMENTARY MOS)  
**2600 Hz TONE**  
**SIGNALLING FILTER**




This document contains information on a new product. Specifications and information herein are subject to change without notice.

MAXIMUM RATINGS (V<sub>SS</sub>=0 V)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to 18	V
Input Voltage, All Pins	V <sub>in</sub>	-0.5 to V <sub>DD</sub> +0.5	V
DC Current Drain Per Pin (Not V <sub>DD</sub> or V <sub>SS</sub> )	I	10	mA
Operating Temperature Range	T <sub>A</sub>	-40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to 150	°C

PIN ASSIGNMENT



RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
DC Supply Voltage	V <sub>DD</sub> -V <sub>SS</sub>	9.5	15	16	V

DIGITAL ELECTRICAL CHARACTERISTICS (V<sub>SS</sub>=0 V, V<sub>DD</sub>=10 V, T<sub>A</sub>=-40 to 85°C)

Characteristic	Symbol	Min	Typ	Max	Unit
Operating Current (CMOS Mode) @ 2.048 MHz (TTL Model) @ 2.048 MHz	I <sub>DD</sub>	-	8.0 12	10 15	mA
Input Capacitance	C <sub>in</sub>	-	5.0	7.5	pF

MODE CONTROL LOGIC LEVELS

V <sub>LS</sub> (TTL Model)	-	V <sub>SS</sub>	-	V <sub>DD</sub> -4	V
V <sub>LS</sub> (CMOS Model)	V <sub>IH</sub>	V <sub>DD</sub> -0.5	-	V <sub>DD</sub>	V
Clock Select (CS), V <sub>AG</sub> =(V <sub>DD</sub> -V <sub>SS</sub> )/2	State 1	V <sub>IH</sub>	V <sub>DD</sub> -0.5	-	V <sub>DD</sub>
	State 2	V <sub>IM</sub>	V <sub>AG</sub> -0.5	-	V <sub>AG</sub> +0.5
	State 3	V <sub>IL</sub>	V <sub>SS</sub>	-	V <sub>SS</sub> +0.5

TTL LOGIC LEVELS (V<sub>LS</sub>=0 V, V<sub>SS</sub>=0 V)

Input Current (C1, C2, CS, NE)	"1" Level	I <sub>IH</sub>	-	-	±0.3	μA
	"0" Level	I <sub>IL</sub>	-	-	±0.3	
Input Voltage (C1, C2, CS, NE)	"1" Level	V <sub>IH</sub>	V <sub>LS</sub> +2.0	-	-	V
	"0" Level	V <sub>IL</sub>	-	-	V <sub>LS</sub> +0.8	
Output Voltage (CO) I <sub>O</sub> =8 mA I <sub>O</sub> =2.5 mA	"1" Level	V <sub>OH</sub>	2.4	-	-	V
	"0" Level	V <sub>OL</sub>	-	-	0.8	

CMOS LOGIC LEVELS (V<sub>LS</sub>=V<sub>DD</sub>, V<sub>SS</sub>=0 V)

Input Current (C1, C2, CS, NE)	"1" Level	I <sub>IH</sub>	-	-	±0.3	μA
	"0" Level	I <sub>IL</sub>	-	-	±0.3	
Input Voltage (C1, C2, CS, NE)	"1" Level	V <sub>IH</sub>	7.5	5.6	-	V
	"0" Level	V <sub>IL</sub>	-	4.4	3.0	
Output Current (CO)	V <sub>OH</sub> =9.5 V	I <sub>OH</sub>	-1.3	-2.25	-	mA
	V <sub>OL</sub> =0.5 V	I <sub>OL</sub>	1.1	2.25	-	

ANALOG ELECTRICAL CHARACTERISTICS ( $V_{DD}=10\text{ V}$ ,  $V_{AG}=V_{DD}/2$ ,  $V_{SS}=0\text{ V}$ ,  $T_A=0\text{ to }70^\circ\text{C}$ )

Characteristic	Symbol	Min	Typ	Max	Unit	
DC Input Current ( $V_{AG}$ )	$I_I$	–	–	$\pm 50$	$\mu\text{A}$	
DC Input Current ( $V_{in}$ )	$I_I$	–	–	$\pm 10$	$\mu\text{A}$	
AC Input Impedance (1 kHz) ( $V_{in}$ )	$Z_{in}$	0.2	0.1	–	$\text{M}\Omega$	
Input Voltage Range ( $V_{in}$ )	$V_{in}$	$V_{SS} + 1.5$	–	$V_{DD} - 1.5$	V	
Output Drive Current (TO, BPO, NO)	$V_{OH}=V_{DD}-1.2\text{ V}$ $V_{OL}=V_{SS}+1.2\text{ V}$	$I_{OH}$ $I_{OL}$	–0.4 +0.9	– –	– –	mA

OP AMP PERFORMANCE ( $V_{DD}=10\text{ V}$ ,  $V_{AG}=V_{DD}/2$ ,  $V_{SS}=0\text{ V}$ ,  $NE=V_{SS}$ ,  $V_{LS}=V_{DD}$ ,  $T_A=0\text{ to }70^\circ\text{C}$ )

Characteristic	Symbol	Min	Typ	Max	Unit	
Input Offset Voltage (AO, BO)	$V_{IO}$	– 50	–	+ 50	mV	
Open Loop Gain (AO, BO)	$Z_L = 600\ \Omega + 200\ \text{pF to } V_{AG}$	AOL	45	–	dB	
Input Bias Current ( $V_{in}$ , A–, B–, B+)	$I_{IB}$	–	$\pm 0.1$	–	$\mu\text{A}$	
Output Voltage Range (AO, BO) ( $R_L = 20\ \text{k}\Omega$ to $V_{AG}$ ) ( $R_L = 900\ \Omega$ to $V_{AG}$ ) ( $R_L = 600\ \Omega$ to $V_{AG}$ )	$V_O$	1.0 1.1 1.8	– – –	9.0 8.9 8.2	V	
Output Current (AO, BO)	$V_{OH}=V_{DD}-1.2\text{ V}$ $V_{OL}=V_{SS}+1.2\text{ V}$	$I_{OH}$ $I_{OL}$	–5 +5	– –	– –	mA
Output Noise (AO, BO), 900 $\Omega$	PN	–	3	–	dB <sub>rnc</sub>	
Slew Rate (AO, BO)	SR	–	2	–	V/ $\mu\text{s}$	

NOTCH FILTER CHARACTERISTICS ( $V_{DD}=10\text{ V}$ ,  $V_{AG}=V_{DD}/2$ ,  $CS=V_{SS}=0\text{ V}$ ,  $T_A=0\text{ to }70^\circ\text{C}$ ,  $NE=V_{DD}$ )

Characteristics	Min	Max	Unit
Input Overload Voltage	–	7.0	$V_{pp}$
Gain (+ 2 dBm into 900 $\Omega$ @ 1 kHz)	–0.5	+0.5	dB
Idle Noise, $V_{in} = V_{AG}$ , 900 $\Omega$	–	25	dB <sub>rnc</sub>
Pass-Band Gain, Ref. 1 kHz Note Figure 1 300 Hz to 2 kHz 2 kHz to 2.2 kHz 2.2 kHz to 2.4 kHz 2.8 kHz to 3 kHz 3 kHz to 3.38 kHz 3.38 kHz to 4 kHz	–0.25 –0.5 –5.0 –5.0 –0.5 –0.5	+0.25 +0.5 +0.5 +0.5 +0.5 +0.5	dB
Rejection, Ref. 1 kHz 2.58 kHz to 2.59 kHz 2.59 kHz to 2.61 kHz 2.61 kHz to 2.62 kHz	–45 –55 –45	– – –	dB
Output Offset	–500	+500	mV

**BY-PASS CHARACTERISTICS** ( $V_{in}$  to AO, NE Low,  $V_{DD}=10\text{ V}$ ,  $V_{AG}=V_{DD}/2$ ,  $CS=V_{SS}=0$ ,  $T_A=0$  to  $70^\circ\text{C}$ )

Characteristics	Min	Max	Unit
Gain, 400 Hz to 4 kHz	-0.1	+0.1	dB
Noise, $V_{in}=V_{AG}$ , 900 $\Omega$	-	23	dBnC
Output Offset	-50	+50	mV


**BAND-PASS CHARACTERISTICS** ( $V_{DD}=10\text{ V}$ ,  $V_{AG}=V_{DD}/2$ ,  $CS=V_{SS}=0$ ,  $T_A=0$  to  $70^\circ\text{C}$ )

Characteristics	Min	Max	Unit
Center Frequency, $f_o$	2590	2610	Hz
Q	20	23	-
Gain (+2 dBm into 900 $\Omega$ @ 2.6 kHz)	-0.5	+0.5	dB
Idle Noise, $V_{in}=V_{AG}$ , 900 $\Omega$	-	45	dBnC
Output Offset	-500	+500	mV

**TONE OUT CHARACTERISTICS** ( $V_{DD}=10\text{ V}$ ,  $V_{AG}=V_{DD}/2$ ,  $CS=V_{SS}=0$ ,  $T_A=0$  to  $70^\circ\text{C}$ )

Characteristics	Min	Max	Unit
Center Frequency	2598	2602	Hz
Output Level	0.40	0.725	Vp-p
Output Offset	-300	+300	mV

FIGURE 1 — NOTCH RESPONSE PARAMETER



**PIN DESCRIPTIONS**

**V<sub>DD</sub>, POSITIVE POWER SUPPLY (PIN 18)**

Most positive supply.

**V<sub>SS</sub>, NEGATIVE POWER SUPPLY (PIN 9)**

Most negative supply.

**V<sub>AG</sub>, ANALOG GROUND (PIN 1)**

This pin is a high impedance input which serves as analog ground reference. This pin is nominally held at  $(V_{DD} - V_{SS})/2$ .

**AO, OP-AMP OUT (PIN 2)**

**A<sup>-</sup>, OP-AMP IN (PIN 3)**

These pins are for the output buffer amp which is capable of driving 600 Ω loads. A<sup>-</sup> is the inverting input of this amp while AO is its output. This amp buffers either the output of the notch filter or the input signal at V<sub>IN</sub> depending on the state of the NE pin.

**V<sub>IN</sub>, INPUT (PIN 4)**

This pin is the input to the notch filter, band-pass filter, and notch by-pass switch.

**NO, NOTCH OUTPUT (PIN 5)**

This pin is the output of the notch filter and can drive 20 kΩ loads.

**NE, NOTCH ENABLE (PIN 12)**

When high (see V<sub>LS</sub> pin) the notch filter output is applied to the line buffer output amp. When held low (see V<sub>LS</sub> pin) the input at V<sub>IN</sub> is applied to this op amp.

**TO, TONE OUTPUT (PIN 13)**

A 2600 Hz sine wave is output at this pin. This pin can drive a 20 kΩ load.

**BPO, BAND-PASS OUT (PIN 14)**

This pin is the output of the 2600 Hz band-pass filter and can drive a 20 kΩ load.

**B<sup>+</sup>, OP-AMP NONINVERTING INPUT (PIN 17)**

This pin is the noninverting input to the uncommitted op-amp provided on the circuit.

**B<sup>-</sup>, OP-AMP INVERTING INPUT (PIN 15)**

This pin is the inverting input of the uncommitted op-amp provided on the circuit.

**BO, OP-AMP OUTPUT (PIN 16)**

This pin is the output of the uncommitted op-amp provided on the circuit.

**CS, CLOCK SELECT (PIN 6)**

**C1, C2, CLOCK INPUTS (PINS 7 AND 8)**

When held at V<sub>DD</sub>, CS selects the internal crystal oscillator clock mode. A 3.579545 MHz crystal is connected between pins C1 and C2. A 10 MΩ resistor should be tied across C1 and C2 along with 20 pF capacitors to V<sub>SS</sub> to insure stable oscillator operation. When tied to V<sub>SS</sub>, a 2.048 MHz external clock should be applied to C2. When tied to V<sub>AG</sub>, a 1.536 MHz external clock should be applied to C2. In both external clock modes, C1 should be tied to V<sub>SS</sub>.

**V<sub>LS</sub>, LOGIC SHIFT VOLTAGE (PIN 10)**

This pin determines CMOS or TTL level compatibility for C1, C2, NE and CO. If tied to V<sub>DD</sub>, CMOS device levels are expected; if tied to a voltage less than V<sub>DD</sub> - 4 V, TTL levels are expected with V<sub>LS</sub> equal to logic ground.

**CO, CLOCK OUTPUT (PIN 11)**

A 128 kHz square wave is available at this pin. This is the sample clock of both the notch and band-pass filters.

FIGURE 2A — FREQUENCY SELECTION TABLE

Clock Select (CS)	Clock Source	Filter Switching Frequency f <sub>s</sub>	Notch/Bandpass Center Frequency f <sub>c</sub>	Digital Clock Out (CO)
V <sub>DD</sub>	Crystal (C1, C2)	$\frac{\text{Clock (Hz)}}{28}$	$\frac{\text{Clock (Hz)}}{1376}$	f <sub>s</sub>
V <sub>AG</sub>	External (C1 = V <sub>SS</sub> )	$\frac{\text{Clock (Hz)}}{12}$	$\frac{\text{Clock (Hz)}}{590}$	f <sub>s</sub>
V <sub>SS</sub>	External (C1 = V <sub>SS</sub> )	$\frac{\text{Clock (Hz)}}{16}$	$\frac{\text{Clock (Hz)}}{787.7}$	f <sub>s</sub>

NOTE: Switching Frequency (f<sub>s</sub>) Range = 10 kHz to 256 kHz

FIGURE 2B — FREQUENCY SELECTION TABLE

Clock Select (CS)	Clock Source	Filter Switching Frequency	Clock Out (CO)	Tone Out (TO)
V <sub>DD</sub>	Crystal (C1, C2)	3.579 MHz	127.8 kHz	2601 Hz
V <sub>AG</sub>	External (C1 = V <sub>SS</sub> )	1.536 MHz	128 KHz	2603.4 Hz
V <sub>SS</sub>	External (C1 = V <sub>SS</sub> )	2.048 MHz	128 kHz	2599 Hz

FIGURE 3 – TEST CIRCUIT




FIGURE 4 – TYPICAL RESPONSE CURVES

