

27256 256K (32K x 8) UV ERASABLE PROM

- Software Carrier Capability
- 250 ns Maximum Access Time
- Two-Line Control
- inteligent Identifier™ Mode —Automated Programming Operations
- **TTL Compatible**

- Industry Standard Pinout . . . JEDEC Approved
- Low Power
 - -100 mA max. Active
 - 40 mA max. Standby
- inteligent Programming[™] Algorithm —Fastest EPROM Programming

The Intel 27256 is a 5V only, 262,144-bit ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM). Organized as 32K words by 8 bits, individual bytes are accessed in under 250ns. This is compatible with high performance microprocessors, such as the Intel 8MHz iAPX 186, allowing full speed operation without the addition of performance-degrading WAIT states. The 27256 is also directly compatible with Intel's 8051 family of microcontrollers.

The 27256 enables implementation of new, advanced systems with firmware intensive architectures. The combination of the 27256's high density, cost effective EPROM storage, and new advanced microprocessors having megabit addressing capability provides designers with opportunities to engineer user-friendly, high reliability, high-performance systems.


The 27256's large storage capability of 32K bytes enables it to function as a high density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a 27256 EPROM directly on a system's memory bus. This permits immediate microprocessor access and execution of software and eliminates the need for time consuming disk accesses and downloads.

Several advanced features have been designed into the 27256 that allow for fast and reliable programming—the intelligent identifier™ mode and the intelligent Programming™ Algorithm. Programming equipment that takes advantage of these innovations will electronically identify the 27256 and then rapidly program it using an efficient programming method.

Two-line control and JEDEC-approved, 28-pin packaging are standard features of all Intel high-density EPROMs. This assures easy microprocessor interfacing and minimum design efforts when upgrading, adding, or choosing between nonvolatile memory alternatives.

The 27256 is manufactured using Intel's advanced HMOS*II-E technology.

*HMOS is a patented process of Intel Corporation.



	27256			
VPP [$\overline{}$	28	þ	Vcc
A12 [2 ,	27	Þ	A14
A, [3	26	Þ	A ₁₃
A ₆	4	25	Þ	Aa
A ₅	5	24	Þ	A ₉
A4 [6	23	Þ	A ₁₁
A3 [7	22	Þ	ŌĒ
A ₂	8	21	Þ	A ₁₀
A, E	9	20	Þ	CÉ
An E	10	19	Þ	0,
o ₀ [18	Þ	06
O, C	12	17	Þ	05
O ₂ [13	16	Þ	04
GND [14	15	Þ	O ₃

PIN NAMES								
A ₀ -A ₁₄ ADDRESSES								
CE	CHIP ENABLE							
ŌĒ	OUTPUT ENABLE							
00-07	OUTPUTS							

Figure 2. Pin Configuration



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias-10°C to +80°C Storage Temperature-65°C to +125°C All Input or Output Voltages with Respect to Ground+6.25 V to -0.6V Voltage on Pin 24 with Respect to Ground+13.5V to -0.6V V_{PP} Supply Voltage with Respect to Ground+14.0 V to -0.6V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	27256	27256-3	27256-4	27256-25	27256-30	27256-45
Operating Temperature Range	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C	0°C-70°C
V _{CC} Power Supply ^{1,2}	5V ± 5%	5V ± 5%	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%

READ OPERATION D.C. CHARACTERISTICS

,-			Limi	ts		Test	
Symbol	Parameter	Min.	Typ. ³	Max.	Units	Conditions	
l _{LI}	Input Load Current			10	μΑ	$V_{IN} = 5.5V$	
lιο	Output Leakage Current			10	μΑ	V _{OUT} = 5.5V	
lpp1 ²	V _{PP} Current Read/Standby			5	mA	V _{PP} = 5.5V	
lcc1 ²	V _{CC} Current Standby		20	40	mA	CE =VIH	
lcc2 ²	V _{CC} Current Active		45	100	mA	$\widetilde{CE} = \widetilde{OE} = V_{IL}$ $V_{PP} = V_{CC}$	
V _{IL}	Input Low Voltage	~.1		+.8	V		
ViH	Input High Voltage	2.0		V _{CC} +1	٧		
VOL	Output Low Voltage			.45	٧	I _{OL} = 2.1 mA	
V _{OH}	Output High Voltage	, 2.4			٧	I _{OH} = -400 μA	
V _{PP} ²	V _{PP} Read Voltage	3.8		Vcc	٧	$V_{CC} = 5.0V \pm 0.25V$	



READ OPERATION A.C. CHARACTERISTICS

			6-25.& Limits		6-30 & 3 Limits	27256-45 & 27256-4 Limits			Test	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions	
tACC	Address to Output Delay	· · · ·	250		300		450	ns	CE=OE=VIL	
t _{CE}	CE to Output Delay		250		300		450	ns	OE = VIL	
^t OE	OE to Output Delay		100		120		150	ns	CE= VIL	
t _{DF} ⁴	OE High to Output Float	0	60	0	105	0	130	ns	CE =V _{IL}	
ф	Output Hold from Addresses, CE or OE Whichever Occurred First	0		0		0		ns	CE=OE=V _{IL}	

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of
- loc and lep1.

 3. Typical values are for t_A =25°C and nominal supply voltages.


 4. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven-see timing diagram on the following page.




CAPACITANCE (TA = 25°C, f = 1 MHz)

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C _{IN} ²	Input Capacitance	4	6	pF	V _{IN} =0V
Соит	Output Capacitance	8	12	pF	V _{OUT} = 0V


A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



NOTES:

- 1. Typical values are for T_A = 25°C and nominal supply voltages.
- 2. This parameter is only sampled and is not 100% tested.
- OE may be delayed up to t_{ACC}—t_{OE} after the falling edge of CE without impact on t_{ACC}.
 t_{DF} is specified from OE or CE, whichever occurs first.



DEVICE OPERATION

The eight modes of operation of the 27256 are.listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for int_{el}ligent identifier mode.

Table 1. Operating Modes

PINS		OE (22)		Vpp		OUTPUTS
MODE	(20)	(22)	(24)	(1)	(28)	(11-13, 15-19)
Read	VIL	VIL	х	Vcc	v_{cc}	D _{OUT}
Output Disable	V _{IL}	V _{IH}	×	Vcc	V _{CC}	High Z
Standby	ViH	X	Х	Vcc	V _{CC}	High Z
int _e ligent Programming	۶	V⊨	X	V _{PP}	V _{CC}	D _{IN}
Verify	V _{IH}	VIL	Х	V_{PP}	v_{cc}	D _{OUT}
Optional Verify	V _{IL}	V _{IL}	×	Vpp	V _{CC}	D _{OUT}
Program Inhibit	V _{IH}	٧ _{IH}	Х	V_{PP}	V _{CC}	High Z
int _e ligent Identifier	V _{IL}	V _{IL}	V _H	V _{CC}	V _{CC}	Code

NOTES:

- 1. X can be VIH or VIL
- 2. $V_H = 12.0V \pm 0.5V$

READ MODE

The 27256 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is avail-

able at the outputs after a delay of toefrom the falling edge of OE, assuming that CE has been low and addresses have been stable for at least tacc-toe.

STANDBY MODE

The 27256 has a standby mode which reduces the maximum active current from 100 mA to 40 mA. The 27256 is placed in the standby mode by applying a TTL-high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, \overline{CE} (pin 20) should be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

System Considerations

The power switching characteristics of HMOS II-E EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control and by



properly selected decoupling capacitors. It is recommended that a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μF bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of PC board traces.

PROGRAMMING

Caution: Exceeding 14V on pin 1 (V_{PP}) will permanently damage the 27256.

Initially, and after each erasure, all bits of the 27256 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 27256 is in the programming mode when the V_{PP} input is at 12.5V and \overline{CE} is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

int_eligent Programming™ Algorithm

The 27256 inteligent Programming Algorithm rapidly programs Intel 27256 EPROMS using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of five minutes. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the 27256 inteligent Programming Algorithm is shown in Figure 3.

The int_eligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial \overline{CE} pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular 27256 location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{\rm CC}=6.0\,{\rm V}$ and $V_{\rm PP}=12.5V$. When the int_e ligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{\rm CC}=V_{\rm PP}=5.0V$.

Program Inhibit

Programming of multiple 27256s in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE input inhibits the other 27256s from being programmed.

Except for \overline{CE} and \overline{OE} , all like inputs of the parallel 27256s may be common. A TTL low-level pulse applied to the \overline{CE} input with V_{PP} at 12.5V will program the selected 27256.

Verify

A verify should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with \overline{OE} at V_{IL} , \overline{CE} at V_{IH} and V_{PP} at 12.5V.

Optional Verify

The optional verify may be performed in place of the verify mode. It is performed with \overline{OE} at V_{IL} , \overline{CE} at V_{IL} (as opposed to the standard verify which has \overline{CE} at V_{IH}), and V_{PP} at 12.5V. The outputs will tri-state according to the signal presented to \overline{OE} . Therefore, all devices with V_{PP} =12.5V and \overline{OE} = V_{IL} will present data on the bus independent of the \overline{CE} state. When parallel programming several devices which share a common bus, V_{PP} should be lowered to V_{CC} (=6.0V) and the normal read mode used to execute a program verify.

inteligent Identifier™ Mode

The int_eligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the 27256.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the 27256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$ during int_eligent Identifier Mode.




Figure 3. 27256 inteligent Programming™ Flowchart



Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the Intel 27256, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (0₇) defined as the parity bit.

ERASURE CHARACTERISTICS

The erasure characteristics of the 27256 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 27256 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 27256 is to be ex-

posed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 27256 window to prevent unintentional erasure.

The recommended erasure procedure for the 27256 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 $\mu\text{W/cm}^2$ power rating. The 27256 should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose a 27256 can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 $\mu\text{W/cm}^2$). Exposure of the 27256 to high intensity UV light for long periods may cause permanent damage.

Table 2. 27256 inteligent Identifier™ Bytes

Pins	A ₀ (10)	O ₇ (19)	O ₆ (18)	O ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	VIL	1	0	0	0	1	0	0	1	89
Device Code	VIH	0	0	0	0	0	1	0	0	04

NOTES:

1. $A_9 = 12.0V \pm 0.5V$

3. A14 = VIH OF VIL

2. A1-A8, A10-A13, CE, OE = VIL

inteligent Programming™ Algorithm D.C. PROGRAMMING CHARACTERISTICS:

 $T_A = 25 \pm 5$ °C, $V_{CC} = 6.0V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.5V$

			Limits	Test Conditions	
Symbol	Parameter	Min.	Max.	Unit	(see Note 1)
l _{L1}	Input Current (All Inputs)		10	μΑ	VIN = VIL OF VIE
VIL	Input Low Level (All Inputs)	-0.1	0.8	V	
ViH	Input High Level	2.0	V _{cc}	V	
VoL	Output Low Voltage During Verify		0.45	v	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage During Verify	2.4		V	$I_{OH} = -400 \mu A$
l _{CC2}	V _{CC} Supply Current (Program & Verify)		100	mA	
I _{PP2}	V _{PP} Supply Current (Program)		50	mA	CE = VIL
VID	A ₉ int _e ligent Identifier Voltage	11.5	12.5	٧	

NOTES

^{1.} V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.



A.C. PROGRAMMING CHARACTERISTICS:

 $T_A = 25 \pm 5$ °C, $V_{CC} = 6.0V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$

Symbol			Lin	Test Conditions		
	Parameter	Min.	Тур.	Max.	Unit	(see Note 1)
t _{AS}	Address Setup Time	2			μ\$	
toes	OE Setup Time	2			μs	,
tos	Data Setup Time	2			μS	
t _{AH}	Address Hold Time	0		,	μs	
t _{DH}	Data Hold Time	2			μs	
t _{DFP} 4	OE High to Output Float Delay	0		130	ns	
t _{VPS}	V _{PP} Setup Time	2			μ\$	
tvcs	V _{CC} Setup Time	2			μs	
t _{PW}	CE Initial Program Pulse Width	0.95	1.0	1.05	ms	(see Note 3)
topw	CE Overprogram Pulse Width	2.85		78.75	ms	(see Note 2)
toE	Data Valid from OE			150	ns	

*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) ... 20 ns Input Pulse Levels 0.45V to 2.4V Input Timing Reference Level 0.8V and 2.0V Output Timing Reference Level 0.8V and 2.0V

NOTES:

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.


 The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.

3. Initial Program Pulse width tolerance is 1 msec ±5%.

 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram on the following page.



inteligent Programming™ WAVEFORMS



- 1. ALL TIMES SHOWN IN [] ARE MINIMUM AND IN µSEC UNLESS OTHERWISE SPECIFIED.
 2. THE INPUT TIMING REFERENCE LEVEL IS .8V FOR A V_{IL} AND 2V FOR A V_{IH}.
 3. t_{OE} AND t_{DFP} ARE CHARACTERISTICS OF THE DEVICE BUT MUST BE ACCOMODATED BY THE PROGRAMMER.
 4. WHEN PROGRAMMING THE 27256 A 0.1µF CAPACITOR IS REQUIRED ACROSS V_{PP} AND GROUND TO SUPRESS SPURIOUS VOLTAGE TRANSIENTS WHICH CAN DAMAGE THE DEVICE.