

54ACT11377, 74ACT11377
OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

T-46-07-11

D3450, MARCH 1990-REVISED JUNE 1990

- Inputs are TTL-Voltage Compatible
- Contains Eight D-Type Flip-Flops
- Clock Enable Latched to Avoid False Clocking
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

These circuits are positive-edge-triggered D-type flip-flops with a clock enable input.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if \overline{CLKEN} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the \overline{CLKEN} input.

The 54ACT11377 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11377 is characterized for operation from -40°C to 85°C.

54ACT11377 . . . JT PACKAGE
 74ACT11377 . . . DW OR NT PACKAGE
 (TOP VIEW)



54ACT11377 . . . FK PACKAGE
 (TOP VIEW)



NC - No internal connection

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

8004-7373

Editor _____


54ACT11377, 74ACT11377
OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

T-46-07-11


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
CLKEN	CLK	D	Q
H	X	X	Q ₀
L	↑	H	H
L	↑	L	L
X	L	X	Q ₀

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

- Supply voltage range, V_{CC} - 0.5 V to 7 V
- Input voltage range, V_I (see Note 1) - 0.5 V to $V_{CC} + 0.5$ V
- Output voltage range, V_O (see Note 1) - 0.5 V to $V_{CC} + 0.5$ V
- Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) ± 20 mA
- Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) ± 50 mA
- Continuous output current, I_O ($V_O = 0$ to V_{CC}) ± 50 mA
- Continuous current through V_{CC} or GND pins ± 200 mA
- Storage temperature range - 65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

54ACT11377, 74ACT11377
OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

T-46-07-11

recommended operating conditions

		54ACT11377		74ACT11377		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage		V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current		-24		-24	mA
I _{OL}	Low-level output current		24		24	mA
Δt/Δv	Input transition rise or fall rate	0	10	0	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11377		74ACT11377		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4	V	
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
I _{OH} = -50 mA†	5.5 V				3.85					
	5.5 V						3.85			
V _{OL}	I _{OL} = 50 μA	4.5 V				0.1		0.1	V	
		5.5 V				0.1		0.1		
	I _{OL} = 24 mA	4.5 V				0.36		0.44		
		5.5 V				0.36		0.44		
	I _{OL} = 50 mA†	5.5 V					1.65			
	I _{OL} = 75 mA†	5.5 V						1.65		
I _I	V _I = V _{CC} or GND	5.5 V			±0.1		±1	±1	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			8		160	80	μA	
ΔI _{CC} ‡	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V			0.9		1	1	mA	
C _i	V _I = V _{CC} or GND	5 V			4				pF	

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V_{CC}.

54ACT11377, 74ACT11377

OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

T-46-07-11

timing requirements over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$
(unless otherwise noted)

PARAMETER		$T_A = 25^\circ C$		54ACT11377		74ACT11377		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	100	0	100	0	100	MHz
t_w	Pulse duration	CLK high	5	5	5	5	5	ns
		CLK low	5	5	5	5		
t_{su}	Setup time data before CLK \uparrow	Data	4	4	4	4	ns	
		CLKEN high	4	4	4	4		
		CLKEN low	5	5	5	5		
t_h	Hold time data after CLK \uparrow	CLKEN high or low	0	0	0	0	ns	
		Data high	1	1	1	1		
		Data low	0	0	0	0		

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ C$			54ACT11377		74ACT11377		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			100			100		100	MHz	
t_{PLH}	CLK	Any Q	4.5	9.1	12.2	4.5	14.9	4.5	13.8	ns
t_{PHL}			4.8	9.6	12.7	4.8	15.3	4.8	14.2	

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance $C_L = 50 \text{ pF}$, $f = 1 \text{ MHz}$	68	pF

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54ACT11377, 74ACT11377
 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

T-46-07-11

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns. For testing f_{max} and pulse duration: $t_r = 1$ to 3 ns, $t_f = 1$ to 3 ns.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms