

256 Megabit CMOS DDR SDRAM

DPDD64MX4TSAY5

DESCRIPTION:


The Memory Stack™ series is a family of interchangeable memory modules. The 256 Megabit Double Data Rate Synchronous DRAM module is a member of this family which utilizes the space saving LP-Stack™ TSOP stacking technology. The devices are constructed with two 32 Meg x 4 DDR SDRAMs.

This 128 Megabit based LP-Stack™ module, DPDD64MX4TSAY5, has been designed to fit in the same footprint as the 32 Meg x 4 DDR SDRAM TSOP monolithic. This allows system upgrade without electrical or mechanical redesign, providing an immediate and low cost memory solution.


FEATURES:

- Configuration Available:
64 Meg x 4 (2 Banks of 8 Meg x 4 bits x 4 banks)
- Clock Frequency: 100, 125, 133, 143, 167 MHz (max.)
- 2.5 Volt DQ Supply
- JEDEC Standard SSTL_2 Interface for all Inputs/Outputs
- Four Bank Operation
- Programmable Burst Type: Burst Length and Read Latency
- Refresh: 4096 Cycles/64ms
- Refresh Types: Auto and Self
- IPC-A-610 Manufacturing Standards
- JEDEC Approved Footprint and Pinout
- Package: 66-Pin Leaded TSOP Stack


PIN NAMES		
A0-A11	Row Address:	A0-A11
	Column Address:	A0-A9, A11
BA0,BA1	Bank Select Address	
A10/AP	Auto Precharge	
DQ0-DQ3	Data In/Data Out	
CAS	Column Address Strobe	
CS0, CS1	Chip Selects	
RAS	Row Address Strobe	
WE	Data Write Enable	
CK, CK	Differential Clock Inputs	
CKE0, CKE1	Clock Enables	
DQS	Data Strobe	
DM	Data Mask	
QFC	DQ FET Switch Control	
VDD	Power Supply (+2.5V)	
VSS	Ground	
VDDQ	DQ Power Supply (+2.5V)	
VSSQ	DQ Ground	
VREF	Reference Voltage for inputs	
N.C.	No Connect	
NU	Not Used, Electrical Connect is Present	



* This pin is a No Connect for some manufacturers.





ORDERING INFORMATION



* Contact your sales representative for supplier and manufacturer codes.

MECHANICAL DRAWING



Standard TSOP pad layout is acceptable, however, when possible, the following pad layout is recommended for optimal manufacture and inspection. See Application Note 53A001-00 for further information.

